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Abstract 
This thesis describes an investigation of three and five level diode clamped inverters for 
motor drive applications. The work was completed as a PhD project at the University of 
Nottingham with funding from EPSRC and Heenan Drives Ltd. 
The investigation of the three level converter describes the design, development, control and 
operation of an llkW prototype. Included in the design is a review of typical switching 
strategies employed for control of the output voltage. New improvements to the sub-harmonic 
pulse width modulation method are presented which allow an improved output wavefonn to 
be obtained. The problem of DC link capacitor voltage balancing (Neutral Point Control) is 
addressed and a novel balancing control method is presented based on the addition of a DC 
offset to the modulation pattern. This method is verified through mathematical analysis and 
experimental operation. The operational limits of the control are analysed. Improvements to 
the technique are presented to expand its operating limits. 
The development of a prototype five level converter is then described. The design again 
features improvements to the sub-hannonic modulation strategy to provide enhanced output 
waveform generation, particularly for transient operation. The current demands on the DC 
link capacitors for the five level arrangement are analysed and it is concluded that the 
capacitors cannot be regulated by simple modifications to the output switching pattenl. 
A novel circuit is presented to achieve capacitor balancing within the DC link. The circuit 
behaviour is described and analysed. Operation is conftrmed through simulation and 
experimental implementation. High dynamic perfonnance is demonstrated via the use of a 
vector controlled induction motor. Neutral point control is successfully achieved through a 
similar method to that used for the three level inverter. 
Having demonstrated the principle of operation of the three and five level inverters on low 
voltage prototypes, the thesis concludes with a review of the main considerations required to 
implement the configurations as medium voltage drives. 
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1.1 Introduction 
The history of electric machines is nearly as old as electricity itself. Once Faraday discovered 
how electricity and magnetism could be used to produce mechanical force the electrical 
machine became the most significant area of development in the industrial world. Supplies of 
electricity are almost completely generated via electrical machines, and other machines 
account for a significant percentage of the power used. 
Electrical machines have always had one problem: speed control. The DC machine, given a 
particular supply voltage will rotate at a fixed speed. Adding resistors to the circuit to reduce 
the voltage reduces the motor speed, but at the expense of efficiency. Similarly, AC machines 
operated from a particular voltage and frequency will also rotate at a fixed speed. 
In order to produce a variable speed motor drive the Ward-Leonard arrangement was 
commonly employed. This consists of three machines arranged as shown in figure 1.1. The 
first machine is an AC motor, either synchronous, or induction, which is driven direct from 
the main electric supply. This will CUll at a fixed speed, driving the rotor of a second machine. 
This machine is a DC generator. The field of this motor is controlled to regulate the output 
voltage used to feed the third machine. The third machine, also a DC machine, with a fixed 
field will operate at the speed set by its supply voltage and controlled by the field on the 
second machine. 
AC Supply 
Figure 1.1 : The Ward-Leonard arrangement 
The Ward-Leonard arrangement is reasonably efficient, and capable of operating in all four 
quadrants (motoring and generating in both speed directions). The use of three similarly rated 
machines to achieve variable speed requires a large amount of space, and is often noisy. 
The development of electronics and semiconductor devices offered an altemate method of 
controlling motor speed. A circuit that would control the terminal voltage of the motor direct 
from a supply could allow the motor speed to be varied. The most significant step in motor 
control was the development of modern semiconductor switching devices. By switching the 
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voltage or current applied to the machine terminals, it is possible to directly control the speed 
and/or torque of the motor. 
The development of the motor drive has seen a massive market expansion over the last twenty 
years. Motor drives cover a wide power range, from orders of watts for the speed controller in 
a CD player, to several megawatts for large industrial or transportation drives. 
For the very low power end, single IC controllers provide all the functions required to control 
a small DC servomotor. In the low to medium power range (l kW to 100 kW) the control and 
power separate. The supply is normally derived from the mains, with special power electronic 
devices capable of the voltage requirement. The control in this size of drive is becoming more 
and more complex, commonly utilising powerful microprocessor controllers. Motor control is 
now a major development on its own. Modem drives will commonly offer closed loop speed 
control without a requirement for a shaft encoder. At the very high power end of the market, 
the power electronics becomes very specialised to the particular application. Drives for this 
market cannot be bought 'off the shelf' as occurs at lower power levels. It is quite likely that 
the motor and drive will be supplied as an optimised system. 
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1.2 Low and Medium Power Motor Drives 
There are a number of drive topologies that are commonly used for the low and medium 
power market. The DC motor drive market is gradually decreasing. At one time this was the 
only option if precise torque control was required. Developments in AC drive technology and 
high performance control allow an AC machine to be used in more and more of these 
applications. The low maintenance requirement of AC machines makes them the preferable 
choice provided the required performance is available. 
1.2.1 DC Chopper 
One of the simplest drive circuits is the DC H-Bridge chopper arrangement. This is illustrated 
in figure 1.2. A DC source is connected via power switches to the annature of the motor. By 
varying the timing of the switching, the mean voltage at the output can be defined. Since the 
speed of the machine is dependent on this voltage, control is achieved. 
~ s : : :
E ..--------+---0 3 ~ ~~ ~ (') 
_=r 
. . - - - o ~ ~ :;. 
CD CD 
Figure 1.2 : DC Chopper Circuit 
1.2.2 DC Controlled Rectifier 
The basic chopper circuit is common for low power drives. Particularly those applications 
requiring accurate control such as servo drives. For higher power ranges it is usual to have a 
mains supply and a fully controlled thyristor bridge as shown in figure 1.3. When control is 
required in all for quadrants then a second anti-parallel bridge (thyristors connected in reverse 
polarity) can be employed. 
Figure 1.3 : DC Controlled Thyristor Bridge 
The phase angle of the bridge is controlled to regulate the armature voltage. The voltage 
output to the armature is poor with this arrangement, but the armature inductance keeps the 
current, and torque, reasonably constant. 
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1.2.3 Conventional AC Inverter (2-Level) 
The basic conventional inverter is an extension of the DC chopper circuit. Figure 1.4 shows 
the standard three phase example. In order to control the speed of an AC machille, both the 
voltage and the AC frequency must be determined. By controlling the switching of the 
devices, a fundamental alternating pattern can be generated at a lower frequency than the 
switching frequency. This process is termed pulse width modulation (PWM). The inductance 
of the machine filters out the majority of the switching to leave a fundamental current 
waveform that is sinusoidal and at the desired frequency. 
E 
s: 
o 
o 
..... 
~ - - - - - - + - - - - - - - ~ - - - - - o ~ ~~ - - - - - - + - - - - - - o r o o
Figure 1.4 : Conventional Inverter 
1----°3 
::I 
I» 
en 
This arrangement has become one of the commonest drives, with numerous manufacturers 
offering competing products. These products cover the range of IkW to 500kW, and suitable 
for a wide range of industrial applications (pumps, fans, lifts, small conveyors). 
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1.3 High Power Motor Drives 
There are a number of high power motor drives currently available on the cOllUnercial market, 
and the range is expanding every year. Some are based on technology which has been around 
for a number of years, whilst others are leading research into new technology areas. Drives in 
this power range are used for large industrial units (mine winches, steel mills) and 
transportation (ship propulsion). 
1.3.1 High Power Drives 
The high power drive market is predominantly IMW and upward. Machine design for these 
power ranges is frequently based on medium voltage supplies (3300V, 4160V) assuming 
direct connection. The limited voltage capability of many of the drive technologies has 
previously restricted the drive market. Recent developments in semiconductor technology, 
and the emergence of new topologies, has allowed the drive market to expand in this area. In 
this market the AC machine is often the preferred choice, due to inherent rugged construction 
and maintainability. The drives described in the following discussions assume an AC machine 
is used. 
1.3.2 Current Source Drives 
The basic diagram for a current source drive is shown in figure 1.5. The complete drive 
consists of a front-end supply converter, DC link choke to provide constant current and all 
output inverter bridge. 
.. 
Figure 1.5 : Generic Current Source Drive 
Depending on the type of machine the drive has to control (synchronous or induction), there 
are two different variations. The basic operating principle is the same for both variations. The 
front-end converter is a simple inductively smoothed three phase bridge. Thi provides 
constant current in the DC link choke. The output inverter chop the constant link current into 
the windings of the machine. The inverter is traditionally built with thyristor device , which 
need commutation of the load current to allow the devices to turn-off. 
With an induction motor load the bridge cannot commutate naturally, and additional circuitry 
is required in the output bridge to assist commutation. The altered output circuit is shown in 
figure 1.6. The commutation is dependent on the machine inductance and the additional 
capacitors. These have to be carefully matched to ensure commutation occurs. The drive 
design is therefore closely linked to the parameters of the motor being used. Knowledge of 
the motor shaft speed is required to maintain stable operation and additional force 
commutation circuits may be necessary to achieve operation over the full speed range. 
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Figure 1.6: Current Source Inverter (CSI) f or an induction motor 
With a synchronous motor the situation is slightly simplified. The back-emf of the motor 
provides a similar voltage pattern to that observed on the front end, and commutation will 
occur naturally. No additional circuitry is required, with the load naturally completing the 
commutation. This is commonly known as a load commutated inverter (LCI) [1]. 
The most significant disadvantage of this type of drive is tile output phase current. The output 
will be quasi-squarewave, resulting in a significant level of torque ripple at tJle motor shaft. 
Voltage source inverters offering improved output currents have gradually reduced the market 
for current source drives. The high power capability of this type of drive has maintained its 
position in the market, though this is likely to dimini sh due to developments in other drive 
technologies. 
This circuit does have one notable feature. Since the DC link is inductively smoothed to 
produce a constant current, the input bridge can be used in both tJle available quadrants 
(positive current with either positive or negative vol tage). It is therefore possible to r generate 
from the motor direct to the AC supply without additional circuitry being required. 
1.3.3 CycJoconverter Drives 
For high power, low frequency applications cycloconverters [1] have maintained their place in 
the market. The basic circuit for a three phase cycloconverter is shown in figure 1.7. A four 
quadrant thyristor bridge fed from an isolated supply generate each output phase. 
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Time varying the phase angle reference for each bridge allows a sinusoidal fundamental 
output to be generated. Figure 1.8 shows a typical output waveform for a single phase. The 
output frequency is limited to half the supply frequency to ensure commutation occurs. 
The cycloconverter does not require DC link components, but does require isolation 
transformers on the input. Anti-parallel bridges are neces ary to provide paths for reactive 
currents. 
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Figure 1.8 : Cycloconverter phase output (ideal model) 
1.3.4 GTO Voltage Source Drives 
The highest power conventional structure voltage source inverters are GTO based. These 
drives offer voltages above standard levels, into lower end of the medium voltage range, and 
with quite substantial current capability. Power ratings for these drives are still lower than is 
obtainable with current source and cycloconverters. 
Snubber requirements, high gate drive loading and limited switching frequency are significant 
disadvantages to the use of GTOs, and the market is beginning to decrease with the expansion 
of IGBT device operating capabilities. This will be described further in chapter 6. 
1.3.5 Multi-Level Drives 
Over recent years the multi-level inverter has received increasingly more interest. A medium 
voltage drive can be constructed using series connection of devices without the need for 
simultaneous series switching. The focus of this project was to invest.i gate the design and 
operation of multi-level inverters and therefore this class of drive will be described more 
thoroughly in subsequent chapters. 
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1.4 Project Motivation and Aims 
The work described in the following chapters was completed as part of a PhD course at the 
University of Nottingham. The Engineering and Physical Sciences Research Council 
(EPSRC) funded this work, with industrial sponsorship via the CASE scheme from Heenan 
Drives Ltd. 
The overall aim of the project as defined at the start of the three years was to investigate the 
operation of a five level diode clamped inverter. This was chosen in consultation with the 
industrial sponsor, who expressed an interest in the circuit as a possible area for expansion of 
their product range. 
The major defmed objectives are listed below. 
• Develop an understanding of diode clamped multi-level inverter circuits 
• Construct a three level prototype inverter 
• Implement improved PWM on the inverter 
• Develop and implement novel neutral point control 
• Confirm correct operation of the prototype invert.er 
• Construct a five level prototype inverter 
• Develop improved PWM strategy for the five level inverter 
• Demonstrate operation with transformer supplied DC link levels 
• Develop and implement high performance inverter control 
• Develop and implement new capacitor balancing arrangement 
• Demonstrate correct operation of a full five level inverter drive system 
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1.S Thesis Layout 
This thesis is laid out in the following structure. 
Chapter one introduces the area of drives and sets out the project background. 
Chapter two describes the different multi-level topologies, and general switching strategies. 
Chapter three describes the construction and operation of a prototype three level inverter. 
Pulse width modulation and neutral point control are specifically addressed. 
Chapter four describes the construction and basic operation of a prototype five level inverter. 
The expansion of the PWM structure for the increased number of levels is addressed. 
Chapter five expands on chapter four, describing the implementation of high performance 
motor control and capacitor balancing on the five level inverter. 
Chapter six introduces some of the issues that need to be considered in the design of a 
multi-level, medium voltage inverter. 
Chapter seven describes the conclusions from the work. 
Appendix one describes the design and construction of the control boards, and introduces the 
software methodology. 
Appendix two details simulation and analysis work referenced within the main chapters. 
Appendix three provides additional reference information. 
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2.1 Introduction 
Since the early 1980s, there has been considerable development on several new topologies 
for the generation of variable frequency AC through the use of modern power electronics. 
The conventional voltage and current source inverters have their limitations, as does the 
cycloconverter (discussed in chapter 1). The current waveform they generate on the load 
machine is often quite poor, producing significant levels of torque ripple. Given the switching 
limitations of the early power semiconductors, the only way to improve the operation was 
through changes to the inverter circuit. Various new topologies were designed which 
provided several benefits over the conventional arrangement. One group of these circuits 
became known as Multi-Level Inverters. 
This chapter will start with a description of a generalised multi-level inverter. This will 
provide a common reference to describe the benefits obtained from this group of circuits. The 
three main circuit topologies under consideration, namely the H-Bridge, the flying capacitor 
and the diode clamped configurations will then be individually described in sections 2.3, 2.4, 
2.5 respectively. Each topology has its own particular advantages and disadvantages. These 
will be discussed from a practical perspective. 
The new circuit topologies required the development of new switching strategies, and a 
review is made of the common techniques. The descriptions of these in section 2.6 are 
focussed on the generalised structure, since the techniques are applicable to all the different 
circuit arrangements. 
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2.2 A Generalised Multi·Levellnverter 
The first multi-level inverter topologies were suggested around 1980. At this time, the 
thyristor was the dominant power switching device, and the conventional two level inverter 
circuits produced poor quality output waveforms onto the machine due to the low frequency 
switching imposed by forced commutation. The harmonics associated with the switching 
increased the losses in the machine, and generated excessive torque ripple. It was not until 
the subsequent development of faster switching devices, and advanced PWM strategies, that 
the performance of the conventional voltage source inverter could be improved. As a solution 
to improving the output quality of thyristor drives, Nabae et a1. [1] proposed one of the first 
multi-level topologies. The new circuit allowed a number of fixed voltage sources to be 
connected in series combinations at the output. This allowed an output pattern to be 
generated which contained a number of voltage steps, or levels. The circuits were named 
according to the number of voltages each individual phase could generate. 
Figure 2.1 shows the circuit of a generalised multi-level inverter. The output can be 
connected to n different levels, formed from n- I voltage sources. '!ypical output patterns are 
shown in figures 2.2 and 2.3. These two figures show the phase to neutral output of a three 
level and five level inverter. Several different circuits have been suggested which produce a 
similar stepped pattern at the output, and provide similar benefits. Because of the different 
techniques these circuits use to produce the pattern however, each circuit also has its own 
particular advantages and disadvantages. 
Figure 2.1: The Generalised n.-Level Converter 
Whilst the naming convention defines the number of levels in the phase voltage with respect 
to neutral, the phase to phase voltage will contain 2n-l levels. For example, a th ree level 
inverter produces three output voltages in a particular phase (+E, 0, -E). The phase to pha e 
voltage can therefore contain up to five levels (+2E, +E, 0, -E, -2E). 
Chapter 2 : The Multi-Level Inverter - Topologies and General Operation 
0.8 
0.6 
0.4 
Cl) 0.2 
'0 
.3 0 
c. 
E 
< 
-0.2 
-0.4 
-0.6 
-0.8 
-1 
0.8 
0.6 
0.4 
Cl) 0.2 
'0 
.3 0 Ci. 
E 
< 
-0.2 
-0.4 
r- r-
-
o 0.005 
"-
0.01 
Time Is 
"--
~ ~
0.015 
Figure 2.2: Example Three Level PhCL'ie Output Wavefon n 
I"'"" r-
,..... 
'-
..... r-
t-- '--
r-
L...- I"' r--
-0.6 
-0.8 
-1 
o 0.005 0.01 
Time Is 
0.015 
Figure 2.3: Example Five Level Phase Output Waveform 
2.2.1 Advantages of the generalised multi-level inverter 
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The multi-level inverter has several advantages over conventional two level inverters. The 
principal advantage, the improved harmonic content, was the original impetu for the 
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development of these topologies. Looking at the five level waveform that was shown in 
figure 2.3, the sinusoidal variation is clearly visible in the pattern. The magnitude of the 
harmonics has been reduced, along with the associated losses and torque ripple. Simulating 
an ideal naturally sampled PWM strategy for a conventional inverter and a five level inverter 
(generation of multi-level PWM will be discussed later in the chapter) produces the harmonic 
spectra shown in figure 2.4. Both simulations are producing 50 Hz full modulation output 
from a 1kHz carrier frequency. The line to line voltage has been used so that the spectra 
accurately demonstrate what would occur in practice. As the simulation is ideal, there are no 
restrictions on the pulse width. 
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Figure 2.4 : Harmonic spectra/or two level andfive level line /0 line voltage waveforms 
The fundamental has been normalised for the two spectra to aid the compari on. It is clear 
that there is a reduction in the amplitude of the switching harmonics for the multi-level 
inverter. If the line to line switching pattems are applied to an RL load model, defin d by 
equation 2.1, then it is possible to obtain an estimate of the total hannonic di tortion (THD) 
in the current. This ratio has been chosen as it is similar to the parameters of a typical 
induction machine (R" oLs). 
i(05) 1000 
--=---
v(05) 05+1000 
[2. L] 
Figure 2.5 shows plots of the current THD against switching frequency for a conventional 
two level, three level, and a five level inverter. The decrea ed THD for the multi-level 
inverters is clearly visible throughout the frequency range. The THD for Ule five level 
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inverter is approximately equivalent to that of a conventional inverter operating with four 
times the switching frequency, 
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Figure 2,5 : Graph of current THD against switching frequency for differel1l onverlers 
The second advantage, and the recent driving force in the development of these topologies, is 
the increase in voltage capability, Each step in the output waveform is generated by switching 
a pair of devices in the circuit. If the devices are operating at 1l1eir full safe operating limit, 
then the total operating voltage will be multiplied by 1l1e number of step in 1l1e output (n- l 
steps for an n level inverter), For example, a five level converter, using devices capable of 
blocking E volts will have a total voltage capability of 4E, 
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2.3 The Isolated "H Bridge" Structure 
The simplest method of producing a multi-level waveform, is by the series connection of 
several isolated "H-bridge" chopper units or cells. Figure 2.6 shows an example of thi s type 
of circuit, in this case a five level, three phase inverter. Each cell contains a rectifier, 
capacitor bank, and a 'H-bridge' chopper. The H-bridge has four possible switching states, 
which produce three different output voltages (+E, 0, -E). When the outputs are added along 
the series chain of cells, the typical multi-level output is produced (i.e. with two cells in 
series then phase output voltages can be varied from +2E to -2E in four steps as the state of 
each cell is changed). The base potential of each cell is dependent on the switching states of 
the other cells in that particular phase. Because of this the supply to each cell has to be 
isolated. 
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Figure 2.6 : The isolated "H Bridge" inverter 
2.3.1 Operation of the ''H-Bridge'' structure 
Each cell has four possible switch combinations. The resulting output will be either +E, -E, 
or zero (a zero output occurs from two switch combinations). When the polarity of the output 
voltage is the same as the phase current clirection, Olen energy is drawn from D link of the 
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cell. If the voltage and current are in opposing directions however, then energy is returned to 
the DC link. Reactive current drawn by the AC load will not circulate between phases as 
occurs in a conventional inverter circuit, since there is no conduction path between the cells. 
The energy associated with the reactive current appears as a power pulsation in the 
conducting cells. This is a particular problem when the circuit is used for static VAr 
compensation [3]. The size of the capacitor bank may have to be substantial ly increased to 
compensate for thk 
Examining the operation of the whole phase there is some redundancy in the switching states 
in order to generate a particular output voltage. An example of this redundancy is shown in 
figure 2.7. There are six different state combinations that will produce an output of +E on a 
seven level inverter. 
_-J"---- ___ ) 
V V 
Direct States Power Circulation States 
Figure 2.7: State redundancy for a phase output of +E on a seven level inverter 
The redundant states can be split into two categories, the "dire t states" where energy is 
transferred directly from the cells to the load, and the "power circulation tates" where 
energy is circulated between the cells as well as to the load. It is po sible to utilise these 
redundant states in the switching strategy to share the power flow between the cells. This 
balances the losses between cells (reducing cyclic load stressing) and provides n method to 
redistribute any excess energy stored in the cell capacitor bank due t.o renctive power 
pulsation. 
The control requirements for this topology are actually quite simple. Th basi PWM 
strategies (described later in this chapter) can be directly appli d without any spe ific 
modifications. Improvements to the operation can be achieved by selection of the redundant 
states as mentioned above, but this is not a requirement for ba i op ration. 
2.3.2 Advantages of the "H Bridge" structure 
This topology has several advantages. The circuit is made up of identical cell unit . Thi 
simplifies the manufacturing for commercial production. The individual cell ha a ingle 
standard voltage rating for all the semiconductor devices. The overall voltage rating is the 
product of the individual cell rating and the number of series cells. Potentially any volt.age 
can be achieved, provided the cell isolation can be maintained for bOtll the link power upply, 
and the control signals. One solution for the isolated supplies i a transformer witll multiple 
secondary windings [2]. Each cell has a three phase input via a six pulse diode bridge. By 
phase shifting the different cell windings the current loading is spread through the cycle. The 
input current distortion factor is greatly improved, with values Ilear unity attaiJlable. 
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2.3.3 Disadvantages of the "H Bridge" structure 
There are two main disadvantages to the structure. If a transformer is used to power the cells, 
then it becomes large and complex (the design of the transformer to achieve the correct phase 
shifting is not trivial). The second disadvantage is the circuit behaviour when supplying 
reactive power. When used for motor drive applications, there is always a reactive component 
drawn to magnetise the machine. When used for static VAR compensation, the reactive 
component is dominant, and the capacitor bank will have to be suitably large to avoid 
excessive voltage fluctuations. In the worst case condition, power drawn from the supply to 
feed the reactive current in one cell, will have to be discarded into a resistor to avoid over 
voltage in a different cell. 
2.3.4 Discussion 
This type of inverter has received interest for various applications. It is currently in 
commercial production in the motor drive industry, where a transformer is used to provide the 
multiple supplies to the cells [2]. With sufficient isolation between the cells, the final output 
voltage can be taken far beyond any of the conventional techniques, which has promoted 
interest in its use for power factor correction in HV grid systems [3]. Here the problems of 
obtaining the isolated supply become less significant since no real power transfer occurs. 
Other areas of interest have included satellite AC generation, where the isolated supplies can 
be obtained naturally from the solar cells [4], and AC rectification for electric trains [5]. 
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2.4 The Flying Capacitor Structure 
The second topology to be considered here is commonly known as the flying capacitor 
circuit. This consists of a series string of IGBTs, with connections to an arrangement of 
isolated charged capacitors that are used to provide the levels. One phase of a five level 
flying capacitor circuit is shown in figure 2.8. 
4E 3E 2E E 
sJ 
aJ 
Figure 2.8: The Flying Capacitor Circuit 
With the main DC link capacitor bank charged to 4E, each separate phase requires additional 
capacitor banks charged to 3E, 2E, and E. The devices are switched in complementary pairs 
(1 -8,2-7,3-6,4-5). The load current is passed through the isolated capaci tor back to the D 
link. The resulting output voltage will then be the sum of the appropriate capacitor voltage . 
As the devices are switched the base potential of the isolated capacitors a ociated with the 
phase will change. It is from this behaviour that t.he name of 'the flying capaci tor' is derived. 
2.4.1 Operation of the flying capacitor circuit 
An example conduction path is shown in figure 2.9. In thi s ca e, device 1, 5, 6 and 7 are 
turned on, with the paired devices turned off. The current will flow along the same path 
independent of the current direction (using either the switching device or tll a sociated anti-
parallel diode). Assuming the DC link is split around an effectjve neutral point, then from the 
top of the link at +2E the current flows back through the iSOlated capaci tor, which is pre-
charged, to 3E. The resulting output voltage is then - E with respect to the neutral point.. 
During conduction, the isolated capacitor will either charge or discharge (depending on the 
current direction) and deviate from the original potential. For correct operation, the voItages 
on the isolated capacitors have to be maintajned, so the average mean current through each 
capacitor must be zero (in the ideal case). 
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Figure 2.9 : ExampLe conduction path/or the FLying Capacitor Circuit 
As with the isolated H-bridge, there is some redundancy in the switching states. There is 
more than one combination of current paths that will produce the same output voltage. For 
the previous example, there are two other switch combinations that will produce the same 
output voltage. These switch combinations are shown in figure 2. 10. The different 
combinations change the current path through the isolated capacitors. In the two alternative 
states shown below it can be seen that current passes through the last capacitor ( harged to 
E). The current direction through this capacitor differs between these two combinatjon . 
Choice between these states allows the charging of the capacitor to be controlled. 
Unfortunately for the other capacitors the current path cannot be reversed by the switching 
state, and the direction of the load current becomes the controlling condition. ert.nin PWM 
strategies also include redundant states that produce the same effective voltage at tJ1 output. 
Different switching strategies will be discussed later in the chapter. The e tate may allow 
further control of the capacitor voltages. The wor t ondition for lhi inverter i low 
frequency, rugh current, where the capacitors may have to provide energy for long period 
before the current direction reverses, and tJle capacitors an be returned to their original 
condition. 
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4E 4E 3E 2E 
Figure 2.10: Examples of Alternative Conduction Paths 
2.4.2 Advantages of the flying capacitor circuit 
The flying capacitor circuit provides a solution tJlat do not need the addition of extra 
silicon (which will be seen later for the diode clamped circuit), but which can still offi r true 
three phase operation. The circuit is built around onc main capacitor bank that allows 
cancellation of the reactive current between the phases. All the devices are equally rated, and 
the voltages on the capacitors ensure that tJle sharing is correctly maintained. 
2.4.3 Disadvantages of the flying capacitor circuit 
The main disadvantage of the circuit is the variation of the capacitor voltage . The output 
waveform shape is dependent on mese capacitor maintaining their defin d voJtages. The 
control implementation must include some form of feedback and clo ed loop regulation of 
me voltages. This compares to the other circuits that can operate from th ba ic swit hing 
strategy. Anomer problem that can occur is the pre-charge of the isolated capn it rs. When 
the supply is initially applied, me main capacitor bank will charge to the full link voltage, tJle 
isolated capacitors have no paili to charge through, so they will remain uncharged. This will 
result in an over-voltage on the outer devices. Some form of charging trategy ha to be 
implemented to get me inverter into its start condition. Th capacitor bank that are 
associated wim each phase are often large (having to supply current for long p riod without 
significant variation in voltage). The physical design of the pha e then becom more 
complex if the stray inductance is to be kept small (otherwise resonance cau occur). 
2.4.4 Discussion 
Little research has been done on this topology, WitJl most people taking the view that the 
control of the capacitor voltages mrough me switching strategy is too complex to be achieved 
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on line without excessive computational power [6]. It has been proposed by [7] that the 
switching pattern can be predetermined whHst still maintaining the correct voltages on the 
capacitors. After originally being discussed for motor drive applications though with results 
from a simple RL load, a more recent publication by the authors has seen a change of 
application to sinusoidal rectification [8]. This slightly simplifies the control since the 
frequency becomes fixed, and the capacitors will ol1ly have to supply current for a 
predetermined interval before the direction reverses. 
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2.5 The Diode Clamped Structure 
The third multi-level circuit is the diode clamped structure. This topology closely resembles 
the generalised circuit shown in figure 2.1. This is the structure that has been investigated in 
this project, so the description that is given in this section will be limited. More specific 
details will be presented in subsequent chapters. Figure 2.11 and 2.12 show examples of a 
three level and a five level inverter phase. 
E 
E 
Figure 2.11 : Three level diode clamped inverter phase 
E 
E 
E 
E 
Figure 2.12 : Five level diode lamped inverter phase 
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The circuits consist of a series of IGBTs with additional diodes that provide currelll paths 
back to a split capacitor bank. Each of the capacitors are equally charged to E volts. It is these 
splits in the capacitor bank which provide the defined levels. By switching the load current 
through the particular diode paths, the general output voltage pattern can be produced. 
2.5.1 Operation of the diode clamped circuit 
The devices are switched in complementary pairs to direct the current either directly to the 
top and bottom levels, or through the additional diodes to the split capacitor bank. Figure 
2.13 shows an example switching state for a three level diode clamped inverter. There are 
two possible current paths that depend on the current direction. These are highlighted in the 
figure. It is one of the features of this structure that the current paths can be quite different 
when the direction reverses. In this switch state, the output is connected to the e ffective 
midpoint in the link, or what is generally referred to as the 'Neutral Point' . The similarity can 
be quite easily seen back to the generalised circuit given earlier. Since the voltages on the 
various capacitors in the link define the levels, then for correct operation, the capacitors need 
to maintain these voltages under all conditions. 
E 
E 
Figure 2.13 : Example current paths in a three level inverter 
2.5.2 Advantages of the diode clamped circuit 
The circuit uses one central capacitor bank for a three phase sy tern. Thi s allow th reacti ve 
current components to circulate between the phases. Similar to the i olated H-bridge the 
circuit can be controlled using basic PWM strategies. IT the capac itors are fed from individual 
supplies to fix their voltages, then the switching pattern only needs to control lh output 
waveform. 
2.5.3 Disadvantages of the diode clamped circuit 
There are two disadvantages that are normally quoted for thi s topology. The first is the 
voltage rating requirement for the interconnecting diodes. Examining the blocking 
conditions, then whilst the switching devices have to block lIn- l of the total link (for an n 
level inverter) then the maximum diode capability is n-2/1l- 1 of the total link voltage. Thus 
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for a five level inverter where the switches block one quarter of the link voltage, some of the 
interconnection diodes have to block voltages up to three quarters of the total link. 
If the capacitors are not individually supplied, then equal voltage sharing is no longer 
guaranteed. Assuming one single supply is used to feed the total DC link, then current drawn 
from the intermediary nodes will have to pass through the capacitors. This will cause some of 
the capacitors to charge and some to discharge, producing unequal voltages. In order to 
achieve operation from a single supply this current must be cancelled so that the capaci tors 
remain equally charged. As the number of levels increases, balancing the capacitor voltages 
becomes more and more complex. 
2.5.4 Discussion 
Despite the disadvantages, this circuit has seen more interest than any other topology for 
multi-level applications. Much work has been done on the basic three level circuit, or 'neutral 
point clamped inverter'. This circuit has the advantage of using interconnection diodes that 
match the devices for voltage rating. The balancing of the capacitors is also relatively simple, 
and several papers have been published specifically on this subject [9][10]. Some interest is 
now being shown to the five level inverter [11]. The balancing of the capacitors for real 
power applications requires more consideration, and the diode blocking voltage need to be 
addressed. These difficulties will be addressed in later chapters. 
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2.6 Switching Strategies for Multi-Level Inverters 
The different circuit topologies all obey the rules set down for the generalised mulli-level 
inverter. Since they all produce the same output pattern, they share the same basic switching 
techniques. 
Various switching strategies have been suggested for multi-level converters. These have 
varied in complexity as the switching speed of the devices has improved. The early circuits 
often used fundamental switching, generating simple staircase patterns. As the switchjng 
frequency increased with the improvements in semiconductor technology, then there was a 
change to pulse width modulated (PWM) techniques, and the typical output began to 
resemble the examples shown earlier in figures 2.2 and 2.3. 
Each step in the output pattem of a phase is generated by switchhlg a complementary pair of 
devices in the circuit. This applies to all three topologies. By limiting the change to being a 
step between adjacent levels (one level up or down) the series devices are not switched 
simultaneously, reducing the requirement for dynamk snubbering. This is a common rule of 
operation for all the circuit topologies. 
2.6.1 Fundamental switched modulation 
Fundamental switching offers the simplest pattern, and similar to the quasi-squarewave 
pattern from the early conventional inverters, the harmonics are linked to the fundamental. 
This produces large low order harmonics (significantly 7lh and 11111, the triple harmonics 
cancel between phases) due to the switching. The amplitude of these is dependent on the 
number of levels in tbe pattern that is generated. During early work on the multi-level, when 
the switching speed of the devices was limited, this was a common technique. 
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Figure 2.14 shows an example output wavefonn from a five level inverter op rating at 50 Hz. 
The fundamental shape can be clearly seen. Harmonic analysis of this waveform produce a 
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relatively simple spectrum. The total harmonic distortion is quite low at 18.4 %, which would 
suggest a good current waveform, and at this frequency this is the case. As the amplitude 
decreases then the number of levels used is decreased, and some of the advantage is lost. The 
level of harmonic distortion then increases as the low order harmonics (5 th, 7th, 11 tll etc) 
become more significant. 
If the multi-level inverter is being used for sinusoidal rectification, then the output is 
normally near full modulation, and the frequency will be defined by the supply (be it 50 or 60 
Hz). In this case, fundamental switching may well be sufficient for the application. For motor 
drive applications however, the output must be capable of a wide frequency operating range 
(down to fractions of a hertz). Due to the voltage/frequency relationship of the machine, the 
low frequency is combined with low amplitude, which is the worst operati ng condition for 
fundamental switching, and this leads to large distortions in the current waveform. The 
normal solution was to use pulse width modulation in the lower frequency range. 
2.6.2 Sub-harmonic PWM 
As power electronics developed, it became possible to operate at higher switching 
frequencies, and the use of Pulse Width Modulation became standard. Appearing first for the 
conventional inverter, the techniques were soon adapted for the multi -level circuits. The basic 
technique is often referred to as 'sub-harmonic PWM'. For a conventional inverter, this is 
generated by comparing a triangle wave carrier at the switching frequency, with a lower 
frequency modulation wave [12]. For the multi -level, the technique is expanded by hnving 
multiple carriers that form a contiguous set. The crossing of the modulation wave with the 
different carriers defines the switching for the various levels [13] . An example is shown in 
figure 2.15 
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Figure 2.15 : PWM generation via the Sub-Hannoflic method 
The example represents the full modulation condition at 50 Hz. There are four carrier to 
define five levels, which are all in phase. This does not have to be the case, and it can be 
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shown that the harmonics will vary for different carrier arrangements [13]. The use of 
carriers with different phase shifts affects the pattern as the modulation wave pa ses from olle 
carrier to another. If the system uses a sampled modulation wave, and is constrained to 
produce an alternating rise/fall pattern then delays can occur. Figure 2.16 shows a changeover 
between carriers for the two different carrier phase relationships. 
No switching occurs 
as the carrier is in a 
rising edge phase 
Carrier 1 
4--- Carrier 2 
~ ~ Sampled 
'--- "' Modulation 
Demand 
Figure 2.16: Carrier changeovers with different phase relationships 
Comparing the two examples, in the first case the modulation demand (the di continuous 
steps since this is a sampled technique) changes to a lower carrier when the arrier phase 
would generate a rising edge. Since the output is already in th high state for thi carrier, 11 
switching occurs. With a different phase relationship however, when the hangeover oc ur 
the new carrier is already in the faUing edge state. This allows switching to ur a normal. 
The difference has two effects in the pattern. The ftrst effect is a delay that ha been 
introduced at the changeover. This produces a notch in the output wavefonn, di t.orting th 
fundamental and increasing the magnitude of the low order harmonic . The cond effe twill 
be a change in the switching harmonics. The rever al of carrier will cau e cancellation of 
certain harmonics, and increases in others. 
Figure 2.17 shows the hannonic spectra for the line to line output of a five level inverter with 
different carrier phase relationships. This was simulated with natural (rath r than sampled) 
PWM with a switching frequency of I kHz, a modulation frequency of 50 Hz, and at full 
modulation. Spectrum 'A' shows the harmonics when all four carrier are in pha . The 
switching harmonics consists of a low amplitude broad spread around the switching 
frequency. The switching frequency component cancels because this is the line to line 
spectra. With alternate carriers 1800 out of phase, the pattern changes, and i shown in 
spectrum 'B'. In place of the broad spread of harmonics, there are several large harmonic 
clustered around the switching frequency. 
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Figure 2.17: Line to line voltage hamlOnic spectra with dijj'erent carrier phase relationships 
Calculating the total hannonic distortion for the current produced by th two patlems (using 
equation 2.1), it can be seen that there is significant difference ill tll va lues. Th se ar 
quoted in the figure on the appropriate spectra. Looking at the individual pha s when carrier 
changes are implemented does not show significant difference. When the line to line voltage 
is examined however it is evident that switching harmonic cancellation is reduced, re ulling 
in the poor current THD. 
2.6.3 Dipolar sub-harmonic PWM 
An extension to the basic sub-harmonic PWM has been suggested [14] for three lev I PWM. 
Rather than switch between two levels during any period, the PWM can be modifi d to 
switch between three levels. This has been called dipolar PWM, with the tllndard te hnique 
being referred to as bipolar. Figure 2.18 shows the modified generation t hniqu that i 
required for three level dipolar modulation. 
The noticeable change in the technique is the changeover between the carrier and the 
modulation wave. In this example there are two modulation waves, alld one in I carrier, 
with the modulation waves separated by a defined distance. The crossing of the modulation 
waves with the carrier again generate the timings for the witching pattem. All the I vels are 
being used in the output pattem. As the separation of the modulation waves is increased, tJlen 
eventually the modulation waves will pass outside the carrier boundary. While only one of 
the modulation waves is within the carrier boundaries the output will only u e two levels. 
The separation between the modulation waves defines the behaviour of lhe PWM and it has 
been shown that by setting a particular separation, then an output imilar to the bipolar 
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technique can be generated [15]. The bipolar case can therefore be classified as a special 
condition of the generalised dipolar PWM. 
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It has been suggested [14] that under certain conditions the dipolar technique can produce 
improved output waveforms. One example that is quoted is low modulation depths, where the 
bipolar technique will go into pulse dropping. Whilst the dipolar technique i capable of 
generating an improved output under these conditions, it is at the expen e of increasing the 
switching harmonics. The technique can be used for any number of levels with the 
appropriate number of shifted modulation waves though this can become comple . 
Whilst benefits may be obtained in a few particular operating condition , the te hnique 
produces significantly more switching events (increa ing los es) and larger switching 
harmonics. The technique is therefore not considered practical. 
2.6.3 Switching frequency optimal PWM (SFO·PWM) 
The switching frequency limitation for an inverter is usually determined from the los es in 
the devices. This is particularly significant in the slower switching device , where tlle 
switching losses are normally the dominant component. Switching frequency optimal control 
was suggested as a simple way of generating the PWM from a basic sub-harmonic t chnique 
that would minimise the switching losses. Assuming the us of bipolar modulation (for 
minimum switching), then for a three level inverter, oue set of devices will switch during tl1e 
positive half cycle, with the others switching during the negative half cycle. Under this 
condition, the mean switching frequency for the devices is effectively halved when compared 
to dipolar modulation. Since only one carrier is used at any instant in time, the witching 
strategy can be simplified [16]. The technique is very similar to the dipolar PWM when it 
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used to generate the bipolar pattem style. Figure 2. 19 shows a block diagram for tJle 
technique when used for a three level inverter. 
If sign. 1 V' If slgn- l V· V'cV' V' switching +E 100 
else else 
V'=1+V' switching 0 10 ·E PWM 
0 
If V'>O 
slgn,,1 
else sign 
slgn=O 
Figure 2.19 : SFO-PWM Block Diagram 
The resulting system is based around a single carrier. As the modulation wave passes through 
zero there is a discontinuity. There are effectively two separate modulation waves. Figure 
2.20 shows the pattern generation. 
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Figure 2.20: SFO-PWM Three Level Generation 
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The technique can be applied to any number of levels in a imilar fa hioll. Figur 2.2 1 show 
the generation of a five level pattern. The modulation wave has been broken up into several 
sections, which equate the different carriers in the standard sub-hannonic technique. 
This is clearly no different from the basic sub-harmonic technique. Rather than con idering 
two separate carriers, the modulation wave steps up, and the appropriate output are hanged. 
The output pattern, and harmonics are exactly the same. It may however be a ier to 
implement in practice. 
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Figure 2.21 : SFO-PWM Five Level Generation 
2.6.4 Space Vector PWM 
0.02 
35 
The recent trend in PWM strategies for all types of inverters ha been towards space vector 
modulation (SVM) [17]. The outputs of the three phases are mapped onto a two dimen ional 
plane, with the three axes (1 per phase) 1200 apart. The output can then be tran lated to a 
single rotating vector. The combinations for a three level inverter produce the map in figure 
2.22. Each node in the map represents an output voltage [18]. 
y 0 {-1, 1,- 1} }+ /' U I 
w ..' 
/ 
{O ,I ,- I} 
o o {1 ,1,- 1} 
o {-I , I ,O} o {O , I ,O} 
{-I,D,- I} 
o {l,I ,O} 
(D ,O,- I) o {I ,D,- I} 
o {-I ,l , l} 
\ / 
/ 
o {O , I ,l} _ 
{-I ,O,O} 
\ 
{· 1,- 1,- 1} 
o {OlO,O} 
, (1 ,1,1} 
o {I ,D,D} 
{D,- I,- I} o {l ,- I ,- 1} 
o {O ,O,l} 
{-I ,- I ,O} 
o (l ,O,l} 
(D ,- I ,D} o {l ,- l ,O} 
\ 
\O' {-l ,-I , I} . 0 (D ,- I ,1) o (1 ,-1 ,1) 
Figure 2.22 : SVM Map for a Three Level Inverter 
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In the figure it can be seen that there are 28 possible combination which produce 19 
different vectors at the output. There is redundancy in the PWM strategy, with several witch 
combinations producing the same output. As with the redundancy in tJle topologies 
themselves, the choice of state, whilst not affecting the load, will vary the conduction paths 
through the inverter, possibly affecting it's behaviour. 
The map is divided into triangular sectors. A particular output vector can be geJlerated by 
switching between the nodes of the sector ill which the desired output lie . The swi tching 
times for the particular nodes can be calculated from the position of the vector. Figure 2.23 
shows an example output vector mapped into its particular sector. 
v 0 {1,1,·1} 
r" / w V 
{1,1,O} 
{O,O, · 1} 0 - 0 {1 ,O,· 1} 
Figure 2.23 : Output vector mapped into appropriate sector 
Following the basic rule that any phase can only switch one level at a tim , th n the active 
switch state can only change to one of the connected nodes in the map. As the v ctor rot at s, 
it will eventually cross from one sector to another. When this happ n , th pr ent wit h 
state node may not touch the sector containing the new demand ector. An xampl of thi i 
shown in figure 2.24. The vector has moved between two ectors. At this hangeover th 
switch state could potentially be at node A, which is not touching the new sect.or. In this a e, 
a path needs to be found via adjacent nodes from the present switch tate to Oil on the new 
sector. Tllis problem is equivalent to the problems of carrier hangeover in ub· harmoni 
PWM. 
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v 0 {1 ,1,- 1} 
w 
r u / 
I V(2) 
{1,1,O} 0 
{O ,O, ·1} , 0 {1 ,O,- 1} 
V(1 ) 
Figure 2.24 : SVM Sector changeover 
For the conventional inverter, SVM is simple to implement, and since all six sectors touch at 
the zero node, there are no transient problems. Unfortunately when applied to multi-level 
topologies, the complexity increases. One solution that has commonly been taken is to 
introduce a closed loop hysteresis voltage controller [19] . By feeding back the output voltage 
and comparing against the desired voltage, states can be instantaneously selected to produce a 
mean output voltage as close to the demand as possible. 
2.6.5 Discussion 
From the various switching strategies that have been described, there are only three 
identifiably different techniques. Switching frequency optimal, and dipolar PWM are both 
variations on the sub-harmonic method. For the conventional inverter, space vector PWM has 
become the dominant strategy, since it is easy to calculate. and provide high fundamental 
output (equivalent to third harmonic addition in alternative techniques). or the multi-level, 
there is not such a great advantage. For a multi-level implementation the complexity of spac 
vector transient conditions makes the technique more complicated than sub-harmonic 
teChniques. 
Fundamental switching has a good harmonic spectrum when a large number of level ar 
used, and the frequency is relatively high. It has become common to implement fundam ntal 
switching if high frequency is required, often with a changeover from basi ub-harmoni 
once a particular frequency is exceeded. This changeover point has increa ed with the 
switching speed of the devices. 
The switching strategies that have been implemented during this proj ct have been ba eel 011 
the sub-harmonic technique. Further detail to the prac tical implementation will be given in 
later chapters. 
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2.7 Conclusions 
There are several circuits that meet the criteria defined from the generalised multi-level 
inverter. The three that have been presented here represent the circuits that have received 
research or development interest, either in academia or in industry. The choice between these 
circuits depends on the application for which the inverter is intended, since each has it's own 
particular advantages and disadvantages. Some of the circuits are easier to operate than 
others, with some requiring closed loop control just to achieve basic operation. 
This project is primarily examining the application of multi-level inverters to motor control. 
In this field, the diode clamped circuit seems to offer several advantages, whilst sti ll 
presenting several problems that require solutions, and it is this circuit which will be 
investigated further in the following chapters. 
Accompanying the topologies are a range of switching strategies which range from the very 
basic fundamental pattern, to the modern space vector modulation. Apart from the 
fundamental technique, which is still the best technique when very high output frequencies 
are required, the techniques have little to distinguish them in tenns of output quality. 
Selection is then mainly based on the ease of implementation. 
The strategy that has been used during this project has been based on the sub-harmonic 
technique. This provided the simplest and quickest PWM implementation. Detai ls of this are 
discussed in the later chapters, along with the refinements that have been added to improve 
the technique for various conditions. 
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3.1 Introduction 
As mentioned in the previous chapter, the diode clamped configuration will be investigated as 
this is seen to be the topology best suited to motor drive applications. As a starting point for 
the eventual development of a five level inverter, the first practical objectives for the project 
were the construction and operation of a three level inverter. This would allow some 
experience to be gained on a simpler circuit, and allow basic control to be developed and 
implemented. This chapter will detail the work completed during these early stages. 
The chapter will describe the fundamental operation of the circuit and analyse the operating 
modes. Once this has been established, the actual power electronic construction will be 
described. The later sections will describe the implementation of the switching strategy and 
neutral point control. 
Practical operating results are presented from the constructed prototype inverter (shown in 
figure 3.1). 
Figure 3.1 : Prototype Three Level Inverter 
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3.2 The Three Level Circuit Structure 
Figure 3.2 shows tile circuit diagram for a three phase, mree level, diode clamped inverter. 
Upper 
E 
2E Neutral 
E 
Lower 
Figure 3.2 : Th e Three Leve/ln verter 
Each phase of me circujt consists of four IOBTs wim ami-parallel cUod , piu two additional 
power diodes. These separate diode provide condu Lion pam back to m mid-point or 
'Neutral Point' of the capacitor bank. In general, any type of fully controlled power switch 
can be used in mis circuit stmcture. IOB1: were us d during tllis project, and tlli i the 
symbol used as standard in tile ir uit di agram . Simjlar to tlle conventional invert r, devices 
are switched in complementary pair (one upper and on lower devi e). When an upper 
device (1 A) is 'on' , it pair d lower devi e (fA) i ·off' . At any in tant in time two devices 
will be blocking, and two devices will be onducting. Thi en ure that tlle 0 link an not be 
shorted tllrough the devi e . Following tandard conventi n, tile output voltage is Illea ured 
witll r spect to the Neutr I Point, witll tile D bu providing qu< I po iliv and Il {Hive 
supply rail . 
3.2.1 Mode of operation 
Table 3- 1 defines tlle switching tales of one ph as of tile inv rler witll r sp t 1.0 the gale 
drive signals (A, B) and the output curr nt cUre Lion. Three f the wit hing tates elect the 
different output voltages, and are unaffected by th urr Ill. dire tiOIl. lat numb r Ihr 
however produces a p uliar re ult. With th two inner d vi tumed ff, tile only urrent 
patlls available are tllrough tJl anli-parall I diode. If a load urrellt i present wh 11 the 
output is switched to this state, then tlle curr III will flow through the anti-parallel diode of a 
device mat hould be blocking. Thi re ults in only one devi e beill in the hi king tnte. 
This single device will be expo ed to twice tJle nonnal blocking v Ita e. B au of Ihi , tile 
switching state cannot be utilised. 
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State A B Current Output Voltage 
(w.r.t. Neutral Point) 
1 0 0 + -E 
0 0 - -E 
2 0 1 + 0 
0 1 - 0 
3 1 0 + XX 
1 0 - XX 
4 1 1 + E 
1 1 - E 
Table 3-1 : Switching States 
The conduction paths corresponding to states one, two and four are shown in figures 3.3 to 
3.5. Each figure shows the respective paths for both positive and negative load current. 
E E 
E E 
Figure 3.3: ondu tion modesjor slale one 
E 
E E 
Figure 3.4: onduClion modes f or slale MO 
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E 
E 
Figure 3.5 : Conduction modesfor state four 
3.2.2 Control of the inverter phase 
Switching between the three permitted states described above creates the standard stepped 
output waveform. In chapter two it was defined that the transition on the output had to be a 
single level step, either between states one and two, or slates two and four. By attempting to 
switch directly between states one and four, tllen there i a tep of two level , which breaks 
this rule. Examining the commutation process, it can be s en tJlat both the upper device both 
have to change from blocking to conduction, with the lower device going through the 
reverse process. These devices are unlikely to evenly shae the voltage naturally (due to 
variation in device parameters, circuit layout, and gate drive differen es) whi h cnn result in 
an over-voltage on one of the devices. If thi transition is produced by th wit hing strategy, 
then the addition of snubber circuit is required to n ur transienl voltage haring. ailure 10 
do this can cause device failure. 
The selection of switching tate is performed y the pecifi PWM strategy implemented ill 
the controller. The specific detail of tJli s will be di u s d later in the hapter. By 
generalising the switching strat gy, it i P ible to examine the fundam Iltal b haviour 
(independent of the particular witching lrat gy). rom thi analy i it i P ible to onfirm 
the basic op rational capabilitic of the ir uit , namely it ability to operate a a variable 
voltage, variable fr quency supply. 
The analysi of the circuit will b ba d n the moth m li . 1 fun tion tJlat define the time 
spent in a particular state at any in tant f th modulation trategy. A suming th PWM is 
asynchronous, then if the out.put is eXall1ill d t 11 P rti ulnr in tallt ver an infinite number of 
cycles, then the average voltage 1I0uld be the demanded value from the modulator. A 
probability map can also be pr du ed fr tU thi whi hive the probability of th output 
being in a particular tate for a iv n referen e. xpre ing th probability mathematically, 
the 'modulation function 'ar r at d. Th e fUllcti n provide a mnth matical ba i for 
defining the proportion of tim pent in a pllfli ular tat . The probability i dir ctly tied to 
the demanded reference, and ignore tl1 sp ifi s of the modulati n. 
Three ba ic rule can b defined a f 11 ws. 
Chapter 3 : The Three Leve/lnverter - Motor Drive 46 
I) To obtain a positive output, the circuit is switched between states two and four. 
The mean output voltage will be given by: 
V
m e lJl1 = E.upper [3.1] 
Where upper = modulation function (0 < upper < 1) , being the proportion 
of time spent in state four. 
2) To obtain a negative output, then the circuit is switched between states two and 
one. The mean output voltage is thus given by: 
V
m elJl1 = -EJower [3.2] 
Where lower = modulation function (0 < lower < 1) , being the proportion 
of time spent in state one. 
3) At no instant will the state instantaneously change between one and four. 
The third rule, states that the output cannot switch between states one and four, which means 
that state two must be used. The modulation function for the neutral state can be defined from 
the functions for the other states. 
3.2.3 Analysis of Operation 
Figure 3.6 shows the sinusoidal wave, which is the 'ideal' demanded output waveform. From 
this it is then possible to define the respective modulation functions for the states one and 
four, and hence state two. All three modulation functions are plotted in figure 3.7. This 
example represents the full modulation condition. 
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Figure 3.6 : Sinusoidal modulation demand 
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Figure 3.7 : Modulation functions for the switching states 
Mathematically, the modulation demand can be defined as equation 3.3. 
Modulation(t) = A sin(wt) 
A = Modulation Amplitude (0 < A < 1) [3.3] 
Applying the basic rules that have been described, then the state modulation functions can 
then be defined by equation 3.4. 
{
MOdUlatiOn(t) Modulation(t) ~ ~ 0 
State 4 : upper(t) = 
o Modulation(t) < 0 
{
l - Modulation(t) Modulation(t) ~ ~ 0 
State 2 : neutral(t) = 
1 + Modulation(t) Modulation(t) < 0 
State 1: upper(t) = { 
0 Modlllation(t) ;::: 0 
Moduiation(t) Modulation(t) < 0 
[3.4] 
With the sinusoidal demand, the functions are repetitive, therefore it is possible to replace the 
rot term by the angle e, in the range 0 < e < 21t. Assuming the load is linear and reactive, then 
the phase current can be taken as being purely sinusoidal. There will be a phase shift with 
respect to the voltage. An equation for the current is defined in equation 3.5. 
i,oad (e) = 1 since + (j) [3.5] 
(j) = phase shift (rad) 
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In this analysis, the modulation functions have been used to define the output voltage. The 
equations that define the proportion of time in each state also control the path taken by the 
load current. It is therefore possible to define the currents drawn from the three nodes of the 
capacitor bank, as the product of the load current and the respective modulation function. The 
three resulting equations are given below. 
i u p ~ r r (0) = i
'oad «().upper«() 
i"eu,ral (0) = i/oad «().neutral«()) 
i/ower (0) = i'oad «())lower«()) 
[3.6] 
By integrating the instantaneous current equations over the modulation cycle, the mean 
current can be obtained. Taking the current drawn from the neutral point as an example, then 
the modulation function can be defined by equation 3.7. 
neutralCS) = {
(1- Asin(S) 0 ~ ~ S < 1t 
(1 + A sinCS» 1t ~ ~ S < 21t 
[3.7] 
By integrating the product of this function with equation 3.5 (the load current) then the 
following solution is obtained. 
1 21r 
I neutral = -f i
'oad (() }neutral(() )dO 2n 0 
I"eu,ral = _1 [j j sinC() +<p).(l - Asin«())d() 
2n 0 
k ] + [isin«()+<p).(l+Asin«())d() 
l " ~ / / a l l = 0 
[3.8] 
[3.9] 
[3.10] 
[3.11] 
The calculation shows that the neutral point current has a mean value of zero. By similar 
calculations, the mean current can be found for tJle positive (upper) node and t.he negative 
(lower) node. It should be remembered that these equations are based on a single phase of the 
inverter. 
1 21r 
J u u ~ r r = - f i'oad (() }upper(O )dO 
2n 0 
[3.12] 
[3.13] 
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1 2Jt 
I'ower = 2;r f i,oaA9 ).zower(9 )d9 
o 
[3.14] 
! _ Al 
lower - -4cos(CP) [3.15] 
These calculations can be confmned by calculating the power flow from the DC link 
capacitor bank, and comparing it to the AC load power. The power flow from the capacitors 
can be defined by the following equations. 
EA! 
PDC =--cos(cp) 2 
[3.16] 
[3.17] 
The standard equation can be quoted for the fundamental power on the AC side, and this is 
given in equation 3.18. 
PAC = Vnns Inns cos( ~ ) ) [3.18] 
From equations 3.1 and 3.2, it is possible to define the AC voltage under ideal conditions. 
V 
Vnns = J2 
V =AE 
mu J2 
Similarly, from equation 3.5, it is possible to define the AC current. 
I 
Inns = J2 
Substituting equations 3.20 and 3.21 into 3.18 gives the AC power for the inverter. 
EA! 
PAC = --cos(cp) 2 
[3.19] 
[3.20] 
[3.21] 
[3.22] 
Equations 3.17 and 3.22 for the ideal AC and DC side powers show the same result, 
confirnting the validity of the analysis. 
3.2.4 Conclusion of analysis 
The objective of the analysis was to confirm the capability of the inverter as a variable 
voltage, variable frequency supply. The basic requirement is the ability to generate a 
waveform to a particular modulation demand. This was defined by equations 3.1 and 3.2, 
which defined the modulation. Given these definitions the converter modulation was then 
analysed to confrrm the circuit will work as predicted. 
Using modulation functions based on a generalised switching strategy, the effect of the 
modulation on the circuit behaviour was investigated. This technique allows prediction of the 
currents in the DC link. The analysis was then checked via comparison of the power flow on 
the AC and DC sides of the inverter. 
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Two significant results are obtained from the inverter. The first is that voltage can be 
generated from the modulation within ±E. Varying the modulation produces a sinusoidal 
output. The second significant result is that the neutral point current in the DC link should 
have a mean value of zero provided that the modulation is balanced. 
The analysis has been completed for a single phase of the inverter. The analysis can be 
expanded for a three phase case by superposition, with the respective currents summed into 
the DC link. 
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3.3 Power Circuit Implementation 
The power circuit was constructed in a modular form, with each phase being a separate 
block. As this was the fIrst power construction in the project, the fIrst phase module was 
constructed and tested. Further phases were constructed after basic evaluation had been 
completed, and operation was shown to be satisfactory. 
The basic inverter was rated for operation from the standard 415V AC supply, and nominally 
rated at 25A peak output current. 
3.3.1 Power Semiconductor Devices 
Selection of the semiconductor devices was made using two main criteria. The project, being 
a practical evaluation, needed to operate at a reasonable power level. This desire was 
tempered by the limited funding available for the purchase of devices. With these criteria in 
mind, the following devices were selected. 
IGBTs : Siemens BSM 25 GAL 120 
Siemens produce a range of module packaged IGBT devices. This particular module being a 
25A (continuous rating at 125°C) 1200V device. 'GAL' modules were chosen, which consist 
of an IGBT, with an anti-parallel diode, and an additional freewheeling diode that was not 
used. This module type is commonly used for resistive 'brake' chopper units in inverter 
drives. 
Clamp diodes: Harris RUR30100 
Harris produce a wide range of high speed power diodes. The 'RUR' range is described as 
ultrafast, exhibiting a low reverse recovery current. The diodes are available in several 
package styles, depending on the current and voltage rating. The diode used is rated for 30A 
and lOOOV in a TO-220 package. 
3.3.2 Circuit Layout 
A photograph of the complete inverter was shown in figure 3.1. The three separate phase 
modules are clearly identifiable. Figure 3.8 shows a photograph of a single phase block. The 
four IGBT modules are mounted to the main heatsink base, with the gate connections brought 
out to BNC connectors mounted on a side panel. The additional clamp diodes are mounted on 
small floating heatsinks, positioned above the switching devices. This provided the closest 
connection method to minimise the path inductance. With this arrangement the diodes are not 
solidly mounted, and only have limited thennal dissipation capability. For the prototype this 
was considered to be sufficient, since long running periods were not expected. The mounting 
of the diodes can be seen from the photograph in figure 3.9. 
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Figure 3.8: Photograph of a phase from the inverter 
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Figure 3.9: Photograph of the clamp diodes on a phase module 
Referring to the complete inverter as shown in figure 3.1 , the main electrolytic capacitor bank 
is located at the left hand end of the busbars, with small polyester next to each module to 
provide local capacitance. These capacitors provide a source for the high frequency transient 
currents required during switching. 
The separation of the busbars creates a relatively significant inductance between these 
capacitors. This LC network behaves as a transmission line, and the switching transients 
trigger ringing oscillations. The resistance of the bus bars is too small to provide significant 
damping. In order to reduce the oscillation, RC snubbers were added at the right hand end of 
the busbars to provide a termination. The resistance provides a sink for the ringing energy, 
and damps the oscillations. Figure 3.10 shows a ringing spike during a switching transient 
with the line snubbers applied. The initial voltage overshoot is approximately 60V (20V/div) 
with no significant ringing. This compares favourably against a commercial two level inverter 
with similar ratings. An equivalent result for the commercial inverter is shown in figure 3.11. 
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Figure 3.10: Oscilloscope picture of a typical ringing spike on the DC bus 
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Figure 3.11 : Oscilloscope picture of DC bus ringing on a commercial inverter 
Between the main capacitor bank and the phase modules, three hall effect current transducers 
are mounted around the DC bus rails. These provide measurements of the currents drawn by 
the inverter, and are used to provipe over-current protection. Two voltage transducers are also 
present to provide over-voltage protection, and to provide a measurement of the neutral point 
potential. 
The inverter control was provided from a Siemens 80C 166 microcontroller, which was built 
into a nineteen inch rack unit along with the associated peripheral units, and protection 
hardware. An overview diagram is shown in figure 3.12. 
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Figure 3.12 : Overview of control hardware 
The microcontroller provides the computational operations, combined with common 
peripheral units typically used in industrial applications. The most important feature for this 
project was the "CAPCOM" module [1], which is a combined timer and compare unit that 
can directly produce the PWM signals. The processor also includes a ten channel analogue to 
digital converter, general purpose counter/timer modules, and serial communication. 
The control hardware was built on a modular basis to provide a general control unit 
throughout the project. Further detail of the control circuits and software can be found in 
appendix 1. 
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3.4 PWM Implementation 
The PWM scheme implemented on the prototype three level inverter is based on the standard 
sub-harmonic technique described in chapter two. A sampled modulation wave is compared 
against two triangular carrier waves. The upper carrier is used for the positive half cycle to 
generate timings for states two and four, whilst the lower carrier generates timings for states 
one and two during the negative half cycle. 
A block diagram of the control strategy is shown in figure 3.l3. 
4 ' - - - - c o ~ _ _ J ; f r o , ,~ ~ F b ~ * *! 
Modulation Pulse 
Reference Calculations 
Figure 3.13: Block Diagram/or PWM routine 
The drive is operated under basic open loop Vlf control. Using the amplitude (represented by 
A) and angle (represented by 9) information, three references are generated from a stored 
modulation wave. Comparing these three values against triangle waves produces the pulse 
timings for the inverter. The new difficulty that arises is how the changeover between 
different carriers is handled. This has to be controlled to avoid stepping through more than 
one level. 
3.4.1 Pulse Width Calculation 
There are several common techniques for generating three phase references in a digital 
sub-hannonic PWM generation system. The simplest method is to define a common 
amplitude, and a single reference angle. The actual angles for the three phases are then 
defined as an ideal three phase set. From the angle information, values can be found from a 
standard modulation table. The frequency reference is then used to provide the amplitude 
scaling. The modulation table consists of 500 points, which represent a quarter cycle. 
Symmetry provides the full modulation cycle with 2000 points (scaled by 10 to give 20000 
points for 0.1 Hz minimum frequency). The timers are loaded with values based on a 200ns 
resolution, hence the ±1250 output. 
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Figure 3.14: Block Diagram/or Pulse Timing 
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The microcontroller used for the implementation contains a pattern generator that will 
compare a loaded value with a sawtooth wave [1]. The crossovers then clock a flip-flop to 
produce the final pattern. During each PWM cycle the values are loaded with either rising or 
falling edge times before the next values are calculated. A 2 kHz cycle therefore produces a 
1 kHz asymmetric pattern. Figure 3.15 shows the cycle for one PWM signal. 
Each phase uses two channels of PWM, one for the upper carrier, one for the lower. The 
microcontroller has to generate a total of 6 channels for the full inverter. The calculation of 
Thigh is simple, since it is directly proportional to the desired modulation value. The timers are 
then loaded with the appropriate value depending on the required edge direction (rising or 
falling). 
Problems arise from the zero crossing in the modulation wave where the switching changes to 
the other carrier. At any instant one of the carriers should not be initiating switching. The 
conventional technique that is used to stop switching events on a conventional inverter when 
the modulation reaches the carrier limit is the implementation of pulse dropping. 
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With the switching frequency of 1 kHz, the changeover into pulse dropping needs to be 
designed to avoid distortion, as well as being able to handle the carrier changeover. In order 
for this to be achieved the switching decision not only depends on the current edge direction 
and modulation value, but also the previous condition. 
Table 3-2 shows the possible combinations that can occur for a particular carrier. Because 
pulse dropping can remove the switching edge in a particular cycle, it is possible for the next 
cycle to start from either state (low or high) irrespective of the new edge. 
Edge Type Thigh value Previous PWM state 
<Minimum 
High 
Low 
Rising OK High 
Low 
> Maximum 
High 
Low 
<Minimum 
High 
Low 
Falling OK High 
Low 
> Maximum 
High 
Low 
Table 3-2 : Possible switching conditions 
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As the table shows, there are actually 12 different conditions that can occur. Because the 
calculation of the edges occurs during the previous half cycle, it is possible to reinstate a 
dropped edge before the start of the next half cycle. This greatly improves the entry and exit 
from pulse dropping. The responses to the rising edge conditions are shown in figure 3.16. 
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Figure 3.16: Rising edge conditions 
In two of the conditions (when the previous PWM state was high) a dropped falling edge has 
been reinstated at the switching time limit of the previous cycle. This allows the correct 
average voltage to be obtained over the new half period. The falling edge has a similar set of 
conditions, and these are shown in figure 3.17. 
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Figure 3.17 : Falling edge conditions 
By applying these conditions to our combined carriers it can be seen that the system manages 
the changeover quite successfully. Figure 3.18 shows two typical changeovers. These are for 
the same modulation values, but with different carrier phases. The first example simply 
enters pulse dropping with a minimum pulse edge on the upper carrier, whilst the lower 
carrier completes its natural falling edge. It is in the second example that the benefit of the 
technique is visible. Here the modulation crosses over against the natural phase of the 
carriers. Without the insertion of the switching edge in period 3, the fundamental output 
would be distorted. 
In both examples there are two separate switching points in the same half cycle. One event 
for each of the two devices. These will not occur at the same time unless the modulation 
steps from full positive to full negative within one half cycle. This would not occur with 
normal PWM operation, so the system is protected from simultaneous switching. If a very 
fast transient is required then the output pattern has to be protected from switching 
simultaneously. This will be addressed for the five level inverter in chapter 4. 
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Figure 3.18 : Carrier changeover examples 
3.4.2 Results 
The basic PWM strategy was initially tested on a small 1.5kW induction motor. During these 
initial tests the capacitor mid-point was connected back to the supply neutral to provide 
voltage balance. The following figures show basic test results taken whilst commissioning 
the inverter operation. 
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Figure 3.19 : Line current and voltage at 20 Hz 
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3.4.3 Discussion 
Figure 3.20 : Line current and voltage at 50 Hz 
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The technique presented here produces a simple sub-harmonic PWM pattern. By using a 
look-up table for the modulation pattern, any predetermined shape can be used, so third 
hannonic can be easily added for example. Pulse dropping has been implemented, with 
careful control of the switching combinations. This allows simple and safe changeover 
between carriers. 
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3.5 Neutral Point Control Implementation 
During the testing of the PWM, the inverter was operated with the neutral point connected 
back to the supply neutral. This connection forces the capacitor voltage balancing at the cost 
of an increase in voltage ripple. Whilst this was a necessary step to allow the PWM to be 
evaluated, it is not desirable. In the theoretical analysis given earlier in the chapter (Section 
3.2.2, equations 3.8 to 3.11), it was shown that the mean current drawn from the midpoint by 
the inverter is expected to be zero, so the capacitors should remain balanced. In practice this 
is unlikely to be the case, and some form of regulation will be required. The fIrst question 
that has to be examined is how close to the ideal analysis is the inverter? 
3.5.1 Operation with the Neutral Point floating 
Without any other changes to the operating conditions from the initial test of the PWM, the 
neutral connection was removed, and the inverter operation examined in a number of test 
conditions. Parallel discharge resistors on the capacitor bank provided a minimal balancing 
effect. 
Figure 3.21 shows a conventional ramp acceleration of an induction motor up to an output 
frequency of 25 Hz. The upper graph shows the voltages on the upper and lower capacitors, 
with the output frequency shown on the lower graph. The initial conditions are not perfect, 
and an offset is visible in the voltages. This variation is due to the tolerance on the parallel 
sharing resistors. As the motor is accelerated, the steady state conditions used in the analysis 
do not apply, and difference between the capacitor voltages steadily increases. Once the 
motor reached the desired speed, the voltage difference remained constant. 
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Figure 3.21 : Neutral point variation during acceleration 
Testing showed that in one particular steady state condition the capacitor voltages diverged. 
This was at zero frequency, when voltage boost is applied to keep the induction machine in a 
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fluxed condition. There was sufficient error in the switching, or the phase currents, to 
generate a neutral point current and cause the capacitor voltages to diverge. The results from 
a deceleration test to zero speed can be seen in figure 3.22. The capacitor voltages remains 
reasonably stable (although with an offset) during deceleration, until zero frequency is 
reached. At this point the voltages begin to diverge, and this results in a protection trip due to 
over-voltage on one of the capacitors. 
It is not surprising that the worst case condition was zero frequency. Errors in the switching 
that produce a voltage imbalance often cancel out over a modulation cycle, and do not 
produce a mean current. Errors at zero frequency will accumulate to produce the divergence 
in the capacitor voltages. 
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Figure 3.22 : Deceleration to zero without neutral poim control 
The tests have confirmed that if the voltages are to remain balanced, then some form of 
regulation is required. Several papers have suggested that regulation can be implemented 
through additions to the PWM strategy [2,3]. This is preferable to the addition of extra power 
circuitry if control can be achieved over the full operating range of the drive. 
3.5.2 Theoretical analysis of the proposed Neutral Point Control technique 
For space vector PWM, several authors [4,5] have demonstrated neutral point control. In the 
basic description of space vector techniques given in chapter two, it was stated that it is 
possible to obtain many of the output vectors from several different switch states. The 
selection of these redundant states does not impact on the output waveform, but does change 
the mapping of the load current through the capacitor bank. Controlled selection of the 
switching state is a necessary condition of operation 
In the case of the sub-harmonic PWM technique that has been employed in the inverter, the 
modulation wave is symmetrical between the upper and lower carriers. The effect of this is to 
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equally share the power flow across the capacitor bank. If an offset is added equally to the 
three modulation waves then the symmetry will be lost. In a similar way to the redundant 
state selection in the space vector technique, the output is not affected if viewed phase to 
phase, but the current flow through the DC link will have changed. The addition of an offset 
to the modulating waves is shown in figure 3.23. 
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Figure 3.23 : Modulation waves with DC component 8=0.2 
Following the same mathematical analysis technique used in section 3.2.2, new modulation 
functions can be defined which include the additional offset (which is given the symbol 0). 
Modulation(S) = Asin(S) + 8 [3.23] 
neutral(S) = 
1
1- (A sin(S) + 8) - sin - I ( ! ) $ S < 1t + sin - I ( ! ) 
1- (Asin(S) + 8) 1t + sin - I (!) $ S < 21t - sin - I (!) [3.24] 
Integrating the product of the modulation function and the phase current then derives the 
mean neutral point current. The offset changes the zero crossing points of the modulation 
wave, and thus changes the limits for the integration. 
!,ILUlral = _1 [1(j sin(9 + q'J))(1- Asin(9) -S)d9 
2n a 
+ 1 (f sin(O +I'»}(t + Asin(O) + 8)dO ] 
[3.25] 
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. -I (0) <x=-sm A 
Where R . _1(0) 
... = 1t+sm A [3.26] 
2 . -I( 0) Y= 1t-sm A 
Solving this integral and substituting the lirrtits yields equation 3.27. For simplification this 
will be quoted in the form of equation 3.28. 
I ..... ~ ~{ A' S i i - ' ( ~ ~ )+O"A' _0' Y ~ ; ~ ) ) [3.27] 
I I1t!Ulroi = K(A,8)1 cos(q,) [3.28] 
The function K(A,O) becomes complex in the condition o>A. This limit condition is the 
saturation point, when the offset exceeds the modulation amplitude. Once this condition has 
been exceeded the modulation wave no longer passes through zero. The current loading of 
the capacitors is now completely biased to either the upper or lower capacitor. Further 
increasing the offset can have no effect. At this limit both the square root and the inverse sine 
become complex. The only real component comes from the inverse sine which tends to rrl2. 
This results in the real part of K(A,o) tending to Al2. The complex nature of the equation is 
purely a mathematical state. Numerical calculation using a discrete time step integration (see 
appendix 2) produces a result equal to the real part of the algebraic solution. 
Figure 3.24 shows the real part of K(A,o) plotted against 0 for the condition A=O.6. There is 
a clear linear region through 0=0 that extends to the saturation limits of o=±O.6. 
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The equation for K can be plotted as a three dimensional surface against the two variables a 
and A. This is shown in figure 3.25. The linear region observed in figure 3.24 becomes a 
planar region in three dimensions. 
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Figure 3.25: Surface Plotjor K(A,8) 
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The analysis used for the derivation of K has been based on a simple mathematical function 
for the modulation function. The analysis assumes that any value of offset can be added to 
any particular amplitude of sinusoid. In practice the modulation function is bounded (The 
inverter can only generate a limited amplitude) and clipping will occur if the offset is too 
large. If the output is to remain undistorted, then the addition of an offset is limited by the 
following condition. 
-1 $ (Asin(l/I) + 8) $1 
A+181 $1 
181 $1-A 
[3.29] 
[3.30] 
[3.31] 
Applying this limitation condition to the surface plot, then a large area is removed from the 
operating range. The modified surface plot is shown in figure 3.26 . 
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3.5.3 Control Design for NeutraJ Point Control 
In the original analysis, it was shown that the capacitor voltages should remain constant, and 
this was confirmed in practice apart from certain specific operating conditions. The addition 
of a controller is required to maintain the equal voltage operating point. This defines the 
control to be regulatory. From the equations, the basic operating point can be defined as 0=0, 
since the capacitor voltages are basically stable. Following classical control design 
techniques, it is possible to linearise the function K about the operating point by deriving the 
small signal model. The small signal gain equates to the slope of the planar surface with 
respect to o. 
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dK(A,o) = __ 1 [2.JA2 _02] do A1t [3.32] 
M( = dK(A,8) 118 + K(A,8) 
d8 15=0 
[3.33] 
15=0 
M( = -l:1l8 
7C 
[3.34] 
Equation 3.34 provides the basis for implementation of a control strategy. The mean neutral 
point current is proportional to the applied offset, for a given load current, and is independent 
of the modulation. It is limited however by the saturation conditions, and modulation wave 
bounds in equation 3.31. Figure 3.27 shows the adaptation of the modulation strategy to 
include the neutral point controller. 
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Figure 3.27: Block diagramfor the addition of the controller to the modulation 
The effective closed loop control model is shown in figure 3.28. The two capacitors are 
combined to give a single integrator, with the feedback being the voltage difference. The 
dependence of the system gain on the load current amplitude and power factor complicates 
the control loop. An absolute value for the closed loop gain cannot be defined without 
knowledge of the motor current. The gain block of 6/rc represents equation 3.34 for a three 
phase inverter. 
o 
I cos( <1» -----, 
6 
1t 
'neutral 1 
Cs 
Figure 3.28: Control loop model 
Verror 
Equation 3.28 showed that the neutral point current was dependent on the motor current. This 
is represented by a multiplier in the above control loop. On the three level prototype inverter, 
a measure of the motor current was not available to the microprocessor. By defining the 
operating range for the inverter, it is possible to characterise the system. Since the prototype 
did not employ a regenerative brake unit on the DC link, the drive was limited to motoring 
quadrant operation. The term in the equation, being the product of current amplitude and 
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power factor, relates to the neutral point current to the power flow from the inverter to the 
motor. If the motor current tenn becomes negative (as occurs in regeneration), the multiplier 
creates positive feedback in the control loop, making the system unstable. The control loop 
can be designed for motoring condition on the basis that the system gain will vary over a 
defined range set by the current rating of the drive (the no load, and full load operating 
conditions). Figure 3.29 shows the root locus for an example system. 
Im 
Poor 
Complex roots when Damping 
I cos(if» small ~ ~
R R ~ - - - - - - - - - - - - ~ ~ - 4 - - - ~ ~ - - - - - k - -
Real fast root when 
I cos(!p1 large 
Poor 
Damping 
Figure 3.29: Control Root Locus showing an example operating range 
Design of the PI controller is fairly simple, as the plant is effectively a simple integrator. 
Placement of the zero will define the general order for the natural frequency. With the gain of 
the plant being variable, the controller gain defines the operation over a region of the root 
locus. The system gain should be set for stability in the no load condition. Bandwidth and 
damping will both improve under load. 
3.5.4 Operation range improvement by third harmonic addition 
The control technique cannot work in this form at full modulation due to the clipping 
limitations given in equation 3.31. The peak value of the modulation function can be reduced 
by addition of an anti-phase third harmonic. The addition of a third harmonic to the 
modulation function is well documented for conventional inverters, normally as a technique 
for increasing the maximum fundamental amplitude at the output. If the fundamental is not 
increased when the harmonic is added, then freedom is obtained to include an offset at full 
modulation and allow the neutral point controller to operate. The amplitude of third harmonic 
added in this case is one ninth of the fundamental. This represents the condition where the 
peak of the modulation will be flat. For maximum fundamental boost a value of one sixth is 
nonnally used [6]. 
Applying the third harmonic to the modulation pattern, and repeating the earlier analysis 
produces the following equation for the neutral point current. 
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[lIeu/ral = _1 [j (f sin(S + <1»).(1- Asin(S) - A sin(3S) - O)dS 
2n a 9 
+ 1(7 SiD(a + ~ ) ) .(1 + Asin(a) + : sin(38)+ S )d8] [ .35J 
In the original analysis the integration ranges were simple to define. The mathematical 
definition for the new zero crossing with third hannonic added is given in equation 3.36. 
Asin(e) + ~ s i n ( 3 8 ) )+ 8 = 0 
9 
[3.36] 
Applying the standard trigonometric identities, equation 3.36 can b rearranged into cubi 
form. 
_ 4A sin(e)3 + 4 sinCe) + 8 = 0 
9 3 
[3.37] 
By substitution, the cubic equation can be solved, and the thr e root are given below. 
sinCe) = [ . ] 
[ . 9J 
The mathematical solutions that are derived are compli at d, lid a simpl uati n for th 
neutral point current cannot be easily derived. 
Numerical analysis can again be performed to evnluat tl1 perati n. Th r sull is sh wn s 
surface plot in figure 3.30. The surface ha hang nly sli July, but th r du d p ak 
modulation now allows a small 0 to be add d even at full modul ti n (± 11. 
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Figure 3.30 : Surface plot when 3n1 harmonic has been added 
3.5.5 Test Results for operation of neutral point control 
With the neutral point control built into the open loop control strategy, its performance was 
evaluated through a series of tests. The first test checked operation at zero frequency (the 
unstable condition from figure 3.22), Figure 3.31 shows the result for th ame op rating test, 
but with the neutral point control active. It is clear from the trace that the two capacitor 
voltages are maintained equal. 
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Figure 3.31 : Deceleration to zero with neutraL point ontroL 
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With the control system successfully maintaining the capacitor voltage, th rltrol lInt gy 
was modified to allow a deliberate offset to be demanded from the n lIoll er. This i a 
condjtion that would not required in a practical converter, but doe all w the tep r pon of 
the control to be evaluated. Figure 3.32 shows a t.est cy le of the c Iltroller. rom the initial 
balanced condition, both positive and negative off et ar demand d qu nti Ily b fore th 
system is returned to normal. This lest was perfonned whil t turning n indu ti n mot r at 25 
Hz, with no external load torque applied. 
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Figure 3.32 : Offset step test f or neulral poinl onlroll r 
3.5.6 Comparison with Neutral Point Control ba ed on VM 
In this chapter a technique has been presented to control Ih n utral p illt v ltng u ing a 
modification to the conventional sub-harmonic PWM m thod. Th mo t mm nly publi h d 
technique has been based on space vector modulation, 0 il is nalural Illnl om ompnri n 
should be made. 
Neutral point control is implemented in SVM by onlr Iling th 
switch states. The basic operation of SVM has b /I de ri d in 
shows an example vector, and the associated switch tat . 
Jl I I I {1,1,O} 0 I . {O,O, ·1} ~ L f , , ' 
M 
o (1 ,1, ·1) 
v 
o {1 ,O,·1} 
Figure 3.33 : Redundant slat effe t 01/ lit f1 ulraL poinl 
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As the figure shows, the selection of the particular redundant state influ nc the urrent 
drawn from the neutral point. The outer vectors do not allow any choice in the current drawn 
from the neutral point. The intermediate vectors do however allow the direction of current to 
be controlled. 
In figure 3.30 it was shown that the neutral point control technique present d ha limited 
capability at high and low modulation depths. Examining the SVM approach to neutral point 
control shows that it is similar limitations in these conditions. 
At low modulation values, a high proportion of time is spent in the zero vector tates. ince 
none of the zero vector states pass any current through the DC link capacitor, neutral point 
current cannot be effected during this time. This is shown in figure 3.34. 
J3 I I I ~ ~
Figure 3.34 : SVM states for (he zero ve tor 
At high modulation values the majority of time is spent in the vector on 111 edge of lh 
vector map. Since there is only one state for these vectors, the ability 10 ontrol the output 
current is also limited. 
Knowledge of the current is a requirement in both trategies so that eith r th rre I 
redundant state or offset is applied. 
3.5.7 Conclusions and Discussion 
A neutral point control technique ha been pre ented, with omplel math /lIati al analy is t 
describe the fundamental behaviour. The limitation of th c ntrol le hni u ill it a i f rm 
have been given, and mitigated by the addition of impl soluti n . Pr ti al r ults have 
been provided which demonstrate the control in operation on th pr totyp inv rt r. 
The addition of a third harmonic component to th Illodulati n pall rn i hni ue 
used to increase the output capability of inverter. Th fl ail. nin in th 
modulation normaHy allows the fundamental to b illcr in thi s t hniqu tllC utput 
magnitude can be increased from 0.866 to 0.977 of tll input v Ita . in third harm lIi t 
provide freedom for neutral point control III ans the fundam ntal utput r maillS limited. 
This is addressed in the following section. 
It is possible to compensate for the motor curr nt t rm, iving ntr 1 in b lh m t rin lid 
regeneration conditions, and defining a fixed op ralin pin!. Thi will b di 
implementation of neutral point control on tll fiv level invert rill hapt r . 
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3.6 Extended operation range for neutral point control 
It has been discussed in the previous section that neutral point control can be implemented 
via the addition of an offset into the modulation pattern, which was confinned by practical 
results. This technique is limited for higb modulation amplitudes by the limits of modulation 
defined in equation 3.31. This was partially overcome by the addition of a third harmonic to 
the modulation wave, but this left the fundamental modulation capabiHty limited to 0.866 of 
the input voltage. If full power operation is to be obtained, then a third hannoni is nonnally 
added to an increased fundamental, which allows an output voltage ratio of 0.977. With an 
increased fundamental the neutral point controller is once again limited at full modulation. 
A technique called "bus damping" can be used to avoid non-linearities eau ed by puis 
dropping on a conventional inverter. It also allows modulation waves to be generated that 
exceed the standard amplitude limits. 
3.6.1 Principles of bus cJamping 
Looking at the modulation technique for a conventional inverter, puis dropping is ommonly 
used when the desired pulse widths become smaller than the minimum allowed for safe 
switching of the devices. This changeover introduces a step in the m dulation wave fr m the 
minimum pulse limit to full modulation. In figure 3.35 the top graph hows th d ired. and 
effective modulation waves when pulse dropping occur . Thi is an extreme example for 
demonstration, with a large minimum pulse width. The effective line to line output is then 
shown in the lower graph. 
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Figure 3.35 : Effect of puLse dropping f or Cl onv nliof)aL in v ' rl ' r 
There is a clear distortion in the output that ha be n introduced by the pul droppill . It wa 
proposed that when pulse dropping is initiated, and th utput i e f ~ ~ tively lamped to th 
DC bus, then by compensating the modulation on th ther phs the f ~ ~ tive output can 
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remain undistorted. The modified modulation waves willl compen atioll are showlI in figure 
3.36. It can be seen that the resulting line to line output pattern i now sinusoidal, and the 
distortion has been removed. 
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Figure 3.36 : Bus iamping in op mtion 
3.6.2 Relationship of bus clamping to neutral point control 
Examining the times where bus clamping ha m illl p r ti n ill fi 
seen that an offset has been added to each of Ihe thr phll e . Th jze 
during the clamping period so tllat the clamped wave rem illS al 11\ appropri I limit. This 
demonstrates that an output may be lamp d to a p rti ular I I provided IJ11lt it i 
compensated for in the other pha e (0 thal lit f ~ ~ UlpUI r m. ill Ih am). 
The operation of the lIeutral point c IItrol d r1i e unti JI 
3.31, which severely restricted th operatioll at hi h m ul li 11 mplilud . Bu Illmpill 
allows distortion ill one modulaling wav provided it an be mp 11 III d r r in IJle Iller 
phases. By applying this to the addition of n ffs I I III m duI li 11 wnv Ih n wh 11 the 
limits are exceeded by a particular pha , th wa 11 lamped. Pr yid d that III 10 t 
voltage is compensated for in th other pha s the output will UII. rr led. A bl k din ram 
for this is shown in figure 3.37. 
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Figure 3.37 : Clampin BI k Diagram 
An example situation is shown in figure . 8. Th offs I ha pu It d th I p f Ih 
modulation pattern into clamping and the compen ati ng omponent i then dd d I lh oIlIer 
modulation waves. The output then remain undi tort d. 
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Figure 3.38 : Neutral point ontrol with tamping 
Examining the effect on the modulation waves. it can be e n that th off t ha. be n 
modulated to avoid distortion. The modulation functions cntlnot b defined math matically. 
so numerical techniques have to be used to find the effect on th ncutr I p illt urr lit. i ur 
3.39 shows the surface plot for the modified trategy. 
With the modification applied. there is no longer a limit n th u urfa du 10 Ih 
modulation limits. The shape of the new urface does intr du limit li on 10 th 
control range however. At high modulation amplitud th t curve oa k n 
itself when the offset is increased to maximum. If the nL lIer nl rs lhi r i n 111 J\ 
instability will occur as increasing the off's t actually de r a c 111 11 · ut rol p il1l urccnt.. Th 
restrictions to avoid these region are relatively small . N ut.ral p inl ntrol can Iher for be 
achieved even at full modulation with third hnrmonic inj li 11 nd fund m lIIal b still . 
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The range extension technique described here was not impl m nt d on tJl prot.otyp thr 
level inverter. The idea was developed during the constructi n f th fi I vel prototype 
inverter. It has been included here for completell in lh t hnique i n rol and all be 
used whatever the number of levels. It has be 11 pm li lIy impl m nled n th fi lev I, 
and this will be presented in chapter 5. 
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3.7 Results from Practical Inverter 
3.7.1 Test Results 
The following sections show results from the operation of the l1kVA inverter driving a 
Mitsubishj induction motor coupled to a DC loading machine. The Ina hine nameplate 
parameters are given in appendix 3. The drive was operated at 20, 0 40 and 50 Hz botJ1 
unloaded and with loading to the device current limit of 25A peak. Table -3 hows tJle ba ic 
meter results of phase voltage and line current from the le ts. 
Frequency 1Hz Load Condition Phase Voltage I V mll Line Current I Am. 
20 No Load 108.1 6.09 
Loaded 107.8 17.74 
30 
No Load 132.1 6.02 
Loaded 130.0 17.60 
40 No Load 
170.4 6.02 
Loaded 164.9 17.50 
50 No Load 
207.6 6.07 
Loaded 1.94.5 17.62 
Table 3-3 : Results from inverter load tests 
The reduced voltages are due to ilie 0.866 factor in ili output. Thi wa n e 
problems with the neutral point control at high modul lion, a ha be n de 
chapter. 
ry to avoid 
rib d in th 
The following sections show the line to lin output volta and Ihe lin urrenl apturcd via a 
digital storage scope, the no load and full load trac w r I k n III d i f ~ ~ r III lim ,alld ill 
some cases different timebases were used. Rather th n m ifyin Ih d t , the re ull r 
shown as they were recorded. 
The data was post processed to produce harmoni p tra, and to al ul I 
harmonic distortion percentage (THO). All th re ults ar r up d 
frequency. 
for me 10ln1 
rdin I output 
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Figure 3.40 : 20 Hz No load operation 
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Figure 3.41 : 20 Hz FilII load op ration 
82 
Chapter 3 : The Three Level In verter - Motor Drive 8 
en 
~ 1 0 0 0
92.41 % THD 
-i 10 
en 
, lL-____ ~ ~ L L __ ~ ~ L L ____ ~ ~ ~__ ~ ~ A _ _ _ _UUU 
o 1000 2000 3000 4000 5000 
~ ~ 10 18.16 % THD 
-! 
1: g 
Q 0.1 ~ - - - - ~ ~ - - - - - - ~ - - - - - - - - - - - - - - - - - - - - - - -o 1000 2000 3000 4000 5000 
Frequency 1Hz 
Figure 3.42 : 20 Hz Harmonics, no load operation 
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Figure 3.43 : 20 Hz Harmoni s,Julllond on(/ilio/l 
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3.7.330 Hz Output Frequency 
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Figure 3.46 : 30 Hz Harmonics, no load 
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3.7.440 Hz Output Frequency 
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Figure 3.48 : 40 J-/z No load operation 
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Figure 3.49: 40 Hz Full/oad operat; n 
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3.7.550 Hz Output Frequency 
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Figure 3.52 : 50 Hz No load op ratiol1 
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Figure 3.53 : 50 Hz Fulllond op mtion 
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Figure 3.54 : 50 Hz Harmonics, no load ot/di/ion 
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3.7.6 Discussion of Results 
Comparing similar results as the output frequency is increa ed th re i the normal preading 
of the switching sidebands in the spectrum of both the current and voltage. The voltag THD 
improves with frequency. This is reasonable as the fundamental amplitud in rease , ther by 
reducing the relative magnitude of the harmonics. The currelll THO remain approximately 
constant however. With the current fundamental being about t.he ame throughout. the 
frequency range, this would indicate that whilst. the harmoni s mov , lh ir 10lal effe t 
remains the same. 
Comparing results for the same frequency, there is a visibl rippl ill the voltage pall m when 
the inverter is loaded. The supply used for the inverter had a con id rable indu lan e, which 
produces ripple in the capacitor voltages when the current is illcrea ed. Thi f ~ ~ t i een in 
the harmonics, as the voltage THD increases whilst under load. The increa e in fundamental 
current dominates the current spectrum and the THD decreases on iderably. 
The results show successful operation of the invert r through a wide t ady tate operaling 
range. The neutral point control is in operation, and the capacitor are r maining balan d. 
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3.8 Conclusions 
This chapter has presented the operation of a thre level diode lamp d inv ner. The 
theoretical operation of the inverter has been discussed, and analy i ompleted I predi t the 
operation. The actual construction of the first prototype inverter ha been d ri d. 
Practical implementation of a PWM technique has been present d, including pul d pping. 
The technique provides a stable changeover as the modulation pas b tween arrier . 
The effects of operating without neutral point control have been pr nt d with pro ti al 
results to show instability under certain operating conditions. A a olution to this, a ba ic 
control strategy has been suggested. AnaJysi ha been perfOnlled to justify lh prop ed 
technique, with practical results confirming the capabilities. A t chnique for panding the 
operating range of the control has been suggested. This will be demon lrated in hapter 5. 
FuU results have been presented showing the prototype operating over the full frequen y 
range, both loaded and unloaded, within the capabilitie of th op n loop vIr ontrol 
employed. 
The construction of the three level inverter provid d valuabl i n ~ ~ rm tion on th 
development of multi-level PWM, construction te hnique , and und rstandin r th n utral 
point control requirement. This information wa us d in lh d v lopm nt f u\ flv le I 
prototype inverter described in chapters 4 and 5. 
Chapter 3 : The Three Level Inverter - Motor Drive 92 
3.9 Chapter References 
[1] "80C166 Microcontroller User Manual", Siemens A , 1990 
[2] J. K. Steinke, "PWM CONTROL OF A THREE-LEVEL lNVERT R - Principle and 
practical experience", lEE Conference Proceedings PEVD'90 , London, 1990, pp 98-
103 
[3] S. Ogasawara, H. Akagi, "Analysis of Variation of Neutral Point Potential in Neutral -
Point-Clamped Voltage Source PWM Inverters", lEE onferen Proceedings 
IAS'93, 1993, pp 965-970. 
[4] A. M. Walczyna, R. 1. Hill, "SPACE VECTOR PWM TRATEGY OR 3-L V L 
INVERTERS WITH DIRECT SELF-CONTROL", Conference Proceeding PE'93, 
Brighton, 1993, pp 152-157. 
[5] R. Rojas, T. Ohuishi, T. Suzuki, "An Improved Voltage Vector ontrol Method for 
Neutral-Point-Clamped Inverters", IEEE Conference Proceeding P '94, 1994, pp 
951 -957. 
[6] J. A. Houldsworth, D. A. Grant, "The use of harmonic distortion to incr a th output 
voltage of a three phase inverter", IEEE Transaction on Indu try Appli alion , Vot. 
20, 1984, pp 1224-1227. 
Chapter 4 
The Five Leve/lnverter - Basic Motor Drive 
Chapter on. nts 
4.1 Introduction ........................ ...... ......... ...... .. ................................ .. .................................... .. . 
4.2 The Five Level Circuit Structure .. .................................................................................... . 
4.3 Power Circuit Tmplelnentation ....... .... .............................................................................. 1 
4.4 PWM lrnplementation .... ...................... ......... ... ............. ............................................ ....... 1 
4.5 Operating Results - Trallsformer F d .............................................................................. I 8 
4.6 Conclusions .......................... ..... ..... .... .... .. ..... ... .................. ..................................... .. .... ... 12 1 
4.7 Chapter References ....... .......... ..... ..... .......................... .. ..................................... .. ............ 122 
Chapter 4 : The Five Level Inverter - Motor Drive 94 
4.1 Introduction 
The completion of the three level inverter and its successful operation provided significant 
experience and knowledge regarding the practical construction of a multi-level inverter. This 
knowledge was then applied to the design and construction of a five level inverter, the main 
objective of the project. Only a limited number of papers have been published regarding the 
operation of a five level inverter [1] 
This chapter will describe the basic construction and operation of a five level inverter 
prototype. This chapter concentrates primarily on the basic inverter operation assuming the 
levels in the DC link are supplied individually. Most of the work presented is an extension of 
that completed for the three level inverter in the previous chapter, and is presented in a similar 
fonnat (Fundamental Analysis, Construction, PWM Strategy). 
Chapter 5 will describe advanced operation of the inverter with high perfonnance control, and 
capacitor balancing techniques. 
Figure 4.1 : Five level prototype inverter 
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4.2 The Five Level Circuit Structure 
Figure 4.2 shows the circuit diagram for a single phase of a five level diode clamped inverter. 
The capacitor bank is now split into four parts, with intercOlUlection via diodes to the IGBT 
string. Following the same principle as the three level inverter, the devices are wit hed ill 
complementary pairs. 
E 
E 
E 
E 
4.2.1 Modes of operation 
Figure 4.2 : The Five Level Invert r 
Phase 
Output 
With four pairs of devices there are 16 theoretical witch tates for a 11 pha . Th majority 
of these states cannot be used however, as the condu tion p th w tlld r suit in orne f the 
switching devices having to block more than (as 0 urred in tat thre f r tJI tJl r I vel 
inverter). The blocking voltages for the intercolln ction diod will b di u cd I t r. The 
pennitted combinations are listed in table 4- 1. 
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State A B C D Current Output Voltage (w.r.t Neutral Poillt) 
1 0 0 0 0 + -2E 0 0 0 0 - -2E 
2 0 0 0 1 + -E 0 0 0 I - -E 
3 0 0 1 1 + 0 0 0 1 1 - 0 
4 0 1 1 1 + +E 0 1 1 1 - +E 
5 1 1 1 I + +2E I 1 1 1 - +2E 
Table 4-1 : Switching States 
Switching sequentially through the five states produces the multi-level pattern. tepping 
instantly past one of these states can produce transient voltage stress (due 10 series 
switching) beyond the individual device capabilities and is therefore not permitted. For low 
modulation amplitudes the outer states will not normally be used. 
Following a similar analysis to that used on the thr e level, it i po ibl to define modu latioll 
functions for the various states. An expanded set of rules then defin the operation. 
1) To obtain a positive output between +E and +2E, III circuit is SWil hed betwe n 
states four and five. The mean oUlput voltage will be giv 11 by: 
Vm"fln= E+E'm [4. 1] 
2) To obtain a positive output up to +E, the ircuit i witch d b tw 11 lal s tJlr 
and four. 
~ " " " n n = E· rn.4 [4.2] 
3) To obtain a negative output down to - E, the ircuit i Iw 11 I le tw 
and three. 
V
meoll = -E· mz [4. ] 
4) To obtain a negative output betw n - < lid - 2 , Ih ircuil i wit h d b tw n 
states one and two. 
V =-E- E·m mean I [4.4] 
There are now five modulation functions that define tJle voltage al Ih lllpul Ilnd Ih urr nl 
path through the circuit. 
4.2.2 Analysis of Operation 
Figure 4.3 shows the example modulation fun ti n f r a itlu idal d lIIolld. Thi is the futl 
modulation condition with aU states being used. Bel w half m dulali 11 th out r tat s , ( 
not used in generating the output pattern. 
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o 0.5 1 1.5 2 
Ang le I 7t rad 
Figure 4.3: Modulationfunctionsfor tltefive level inverter 
Mathematically the modulation functions can be defin d ~ ~ r a eneral modulalion w e. If the 
modulation wave is given by M(9) the modulation fun Lion ~ ~ r th diff r nl slnl ome 
those shown in equation 4.5. 
m, = r M ~ ) - l l 0.5 < M (8) < 1.0 
- 1 < M(8) < 0.5 r-2M (O) 0.5 < M (8) < l.0 
m2 = 2 ~ ( 8 ) ) 0 < M(8) < 0.5 
- 1< M(8) <0 
0 0.5 < M(8) < 1.0 
1- 2M(8) 0 < M (8) < 0.5 [4. ] m3= 
1+ 2M(8) - 0.5 < M(8) < 0 
0 - L < M(6) < -0.5 
rn, ={ - - ~ ( 8 ) ) 0 < M (8) < 1 - 0.5 < M(8) < 0 
2 + 2M(8) - 1 < M (8) < -0.5 
m, = { - - M ~ O O - 1 1 - 0.5 < M(8) < 1.0 
- L < M(8) < - 0.5 
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Assuming a sinusoidal modulation, the currents drawn from the variou level can be 
calculated from the modulation functions by the same process as u ed for the three level 
inverter. Because of the change in operation that occurs a the amplitud increa beyond 
one half (when the outer states are utilised), each current is defined by two separat equations. 
The sinusoidal modulation and resulting fundamental load current ar d fined by the 
equations 4.6 and 4.7. 
M (8) = A sin(8) 
i(8) = j sin(8 + f/J) 
[4.6] 
[4. 7] 
Following the same analysis as presented in chapter 3, the current for the top node of the 
capacitor bank, which will be the load current during stat.e 1, can be calculated from the 
following equation. 
_ 1 21r 
11 =-J ml(8)·i(8)d8 
2n 0 
[4.8] 
For A<O.5, the state is not used, the modulation function ml is zero, a is th m 811 urrent. 
With A>O.5, the state is used, and the mean current can be calculated by equation 4.9. 
- 1 Ir-a A 
11 = - J (2A sin(8) - 1). I sin(8 + f/J) d8 
2n a 
[4.9] 
The angle <X is defined as the crossover point between the modulation fun tion . Thi can be 
expressed as equation 4.10 . 
. -l( 1 J a = sm 2A [4. 10] 
The equation 4.9 can then be evaluated algebraically. 
/, = i ~ ~ ~ ) ) [41<4' -( "4A' - 1 + 4A' Sin-'( 2 ~ ~ ))] [4. I/] 
Similar calculations can be performed for the other tatcs yi Idin tllc ~ ~ Ilowin result . . 
/, = h ~ ~ ) [ 4 1 < < ' ' l " 4 A A - 1 + 4 4 ' ' i i - ' ( 2 ~ ) ) ] ] ~ ~ A ~ ~ .5 .5 ~ ~ A ~ ~ L 
Ai cos(f/J) 
2 
j cos(f/J) [.J4A 2 - 1 + 4A 2 sin - I ( _l ) _ A 2n] 
2An 2A 
~ ~ A ~ 0 . 5 5
0.5 ~ ~ A ~ ~ l 
[4. /21 
[4. 1 ] 
[4. 14] 
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Ai cos(l/J) 
2 
_ icos(l/J) [.J4A2 -1+4A 2 sin - l( _1 )-A27r] 2A7r 2A 
OS A S O.S 
0.5 SAS l 
Rewriting these equations then the general pattern in equation 4.17 is obtained. 
Il = Km! (A)· i cos(f!J) 
12 = K,"z (A)· i cos(l/J) 
13 = K m3 (A)· i cos(l/J) 
14 = Km4 (A)· j cos(l/J) 
Is = KmS(A)· j cos(l/J) 
[4.15] 
[4.17] 
Figure 4.4 shows the current factors Kml to K0l5 plotted against the modulation amplitud A. 
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Figure 4.4 : Plot of current factor. for the I vel urrents 
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The analysis can be conftrrned through the power flow. or this circuit the A power 
equation is slightly different, due to the increased lIumber of level . 
Vnns = ../2AE 
j 
I =-
mu ..[i 
[4. / 8] 
[4.19] 
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PAC = Vnn.J nns COS(lP) = AEi cos(lP) [4.20] 
For amplitudes A<O.5, the analysis is the same as the three level. 
PDC = EI2 - EI4 = EAi cos(lP) [4.21] 
Above half modulation the analysis becomes more complicated, and loop current analysis is 
required. Figure 4.5 shows the loop current paths from the capacitor bank. 
Figure 4.5 : Loop CUrT< nf analy ;05 
The loop currents are defined in equation 4.22. 
J,OOP( = I( 
J'OOP2 = 12 + I1 
l'oop3 = - /4 - 15 
J'OOP4 = - 15 
The power flow can then be calculated as shown by equation 4.2 
PDC = EI'oopl + EI'oop2 + El,oop + EI'oop4 
Substituting the mean currents gives the solution in equation 4.24. 
PDC = AEi cos(lP) 
[4.22] 
4.2 ] 
[4.24] 
This result confirms the basis of the analysis. A wilh th three lev 1 illv rt ' r tit 11 utr I point 
current (state 3) is zero for all modulation value. h apa it r b 1011 ne und Ih 11 utral 
point will therefore remain constant (assuming no di turban ). The urr nts ~ ~ r SltH s 2 l lid 4 
are non-zero when power is transferred from the link, and wiIJ r ult in voriali n of tJle 
capacitor voltages. The circuit will not operate corr tly unle S om oddWonol ir uitry i 
added to force the voltage balance on the capacitors. 
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It was mentioned earlier that the switching strategy wa restricted to ule fi ve li t d tat s to 
avoid over-voltage on the IGBTs. Examining the blocking requirement for the diode whi h 
provide the conduction paths back to the DC link indicate that the diode do 1I0t all the 
same voltage. Certain diodes are required to block multiples of the step voltage . Figur 4.6 
shows the blocking voltages for state five. 
E 
E 
E 
E 
Figure 4.6 : Example 810 king 
It can be seen in the figure that the diodes have to bl k differ lit v Il a , with tll max imum 
for one particular diode in this state of three tim th nominal I B bl kin v It . his 
means the diode needs to be a special high voltage d vi e, r 
practicalities of series diode operation will be discu d furtll r in 
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4.3 Power Circuit Implementation 
Figure 4.7 shows a photograph of the power electronics for the prototype five level inverter. 
Figure 4.7: Photograph of Prototype Inverter 
Rather than using a modular structure, the five level inverter was built as a single unit. The 
construction of the three level provided the necessary experience to enable this to be done 
with sufficient confidence. This allowed improvement in the layout to reduce the inductance 
from the devices to the DC link. 
4.3.1 Power Semiconductor Devices 
The same IGBTs that were used in the three level inverter prototype were used again for the 
five level inverter prototype. The diodes used in the three level prototype were being pushed 
to the limit of their safe operating area, so with the construction of the five level inverter it 
was decided to upgrade these. Details of the alternate diodes are given below. 
Clamp diodes : Harris RUR50100 
The diode used is a higher rated version of that described for the three level prototype. The 
higher current requires a larger package size, in this case TO-240. 
4.3.2 Circuit Layout 
The power electronic devices are mounted on a main heatsink block (1000 mm x 600 mm). 
Above this there is a layered busbar system. This provides the connections back to the 
capacitor bank. Connection points along the sheets provide access to the voltage levels in the 
split capacitor bank. Polyester capacitors are connected at the distributed terminations to 
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increase the local capacitance and provide a low inductive path for the tran i III urr 'nt at 
switching. Thjs structure greatly reduces the current path inductan e, and avoid the ringing 
problems that occurred on the prototype three level inverter. The layout of th devi b neath 
the bus for a single phase leg is shown in figure 4.8. The diodes are mounted to the earthed 
heatsink insulated with silicone impregnated sheet. This provides a good thermal path whilst 
providing the insulation requirement to the back of the diodes (which are live). 
~ ~
~ ~
~ ~
IGBT I"""" Diodes 
OUlpUI Busb r 
Connoclion 
Figure 4.8 : UI out oJ on plws 
o +2E 
+E 
~ ~
0 
~ ~
Current and voltage transducers are moulIl d 11 tJ1 bu t. pr vid prOle li 11 and 
measurement. Additional tmnsducers ar al 01111 led to tJ1 Ulput I pr vid feedb k f 
motor current and motor voltage. 
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The DC link: was initially fed via a three phase transformer arrangement which r moved the 
need for balancing of the capacitor voltages. The arrangement i shown in figure 4.9. Thi 
arrangement was satisfactory for testing of the PWM, but due to the high leakage inductan e 
in the transfonner, this produced too high a voltage drop in the D link when under load. 
3 Phase Supply 
Figure 4.9 : Transfonner Supply Arrangement 
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4.4 PWM Implementation 
In chapter three the PWM strategy was discussed for the three level inverter. Th fiv I vel 
technique is basically the same, but the carrier changeover method has to be expaJlded 10 
handle steps between non-adjacent carriers. Generation of the PWM for the five level invert r 
was shown in figure 2.15. Due to the increased complexity required to drive tw lve channel 
of PWM, reinstating previously dropped edges becomes impractical. A new approach i 
therefore required. 
4.4.1 Carrier Adaptive PWM strategy 
Without the ability to change the previous switchjng edge, a fixed carrier pattern will generate 
delays when the modulation wave passes between carriers. One solution i to modify tJle 
carrier phase to enable switching to occur. An example of this i shown in fi gure 4.10. 
Fail ing Rising 
. . . 
Carrier phase selected to ~ ~
e ~ a b l e e switching . 
Figure 4.10 : Carri r phase s le lio" 
The carrier phase for each half cycle is now ho en by xnmining Ih UlpUt. lat.e at Ih nc1 
of the previous cycle. If the state is above the arrier, th n Ihe n xt half y I wi ll I ok for a 
faLUng edge. On the other hand if the state is below the arrier, then Ihe 11' t d will a 
rising edge. This also handles tJ1e entry and exit of pul dr ppin effi i nlly. n > pulse 
dropping is entered on a rising edge for xampl , III n 111 am r ph e wi ll r mai n in Ih 
falling edge condition until pulse dropping i fini sh d. Thi id · III n lr led in I :\Ir 4. 11 . 
p u t ~ - - - . . . . , ,
Dropping 
limit 
~ - - - - - - - - - - ~ - - - - - - - - - _ / /
Carrier Phase remains in falling edge mode 
until pulse dropping is finished 
Figure 4.11 : Pulse dropping with arri r ph as s I tion 
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If the modulation wave passes from one carrier to another non-adjacent arrier, Ih n th 
technique discussed for the three level would simultaneously switch two devi e . lagg ring 
the switching edges for each carrier by inserting a minimum pulse width into th timing an 
solve this. Figure 4.12 shows an example transient pattern with staggered edge . 
1 sI carrier 
switches at 
minimum pulse 
time 
2nd carrier then 
switches at 
twice the 
minimum pulse 
1 __ ---1-
T Staggered edges 
\ avoids simultaneous 
3rd carrier switches switching by providing 
time for separate 
as normal commutations 
Figure 4.12 : Staggered minimum pulse/or arri r hang 'ov r 
Rapid changes in modulation of this nature may m xlr mc, bUI wilh Ih 
implement high performance closed loop current conlrol, it nn ily ur. As 
benefit the technique also improves operation al high r modulali n fr qu n i 
Hz). 
inl nti 11 I 
n ddili lIal 
(100 - 200 
Because the carrier phases change during the modulation y le, Ihi h an re I 11 lh 
switching hannonics. Since the carriers on different utput ph c ar 11 w independenl, il. i 
possible for one to produce a rising edge whilst the th r i pr du in • fallill d . i ur 
4.13 shows output for the same modulation lIdilion , but with d i f ~ ~ r nl arri'r ph 
relationships. The right hand et, with differ lit arrier pha I ph 
pattem with a clearly larger switching amplitude. hi po ibl in rea in Ihe ph. pha 
harmonics is an unfortunate effi ct, but the di torti n in fUlldam nt I w uld 
otherwise occur is far more significant. 
Allowing the carrier phase to change through th cy le m nn Ihat Ih larl and 'lid laIC. 
may differ, causing a differellt pattem to be produ ed durin the 11 xl y le. At rlaill 
operating points the PWM becomes a1mo t chaotic in lIatnr , with n 0 11 ICIIlIly h 11 ill 
pattem. When this occurs, the harmonic pectrum no I 11 r ha a defill d t f wil hill 
harmonics. Instead of this there are broad spread or und tnullipl f III r fr u 11 y. 
This is shown in the spectrum analy is provided in th p ralill r ult 
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A 
B 
- -
A-B f- 1·- • 
'---
Figure 4.13: Effe t o/" Imiv arri ' r pllas J 
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4.5 Operating Results - Transformer Fed 
With the PWM implemented, a set of no load results wa taken with th tran form r upp\y 
arrangement providing balance of the capacitor voltages. 
4.5.1 Test Results 
The following sections show the operation of the prototype invert r driving a Mit ubi hi 
induction motor in open loop Vlf control. These results provide harmonic information t 
evaluate the switching strategy implemented on the inverter. 
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4.5.2 10 Hz Output Frequency 
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Figure 4.14 : Operating result at 10 Hz 
Figure 4.15 : Phase Voltage Spectra at 10 Hz 
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Figure 4.16: Line Current Spectra at 10 Hz 
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4.5.3 20 Hz Output Frequency 
400r-------.--------.-------.-------,r-------. 
<: 
.D 200 
et! 
> 
Cl) 0 
g> 
-g -200 
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o 0.02 0.04 0.06 0.08 0.1 
Time /s 
Figure 4.17 : Operating result at 20 Hz 
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Figure 4.18 : Phase Voltage Spectra at 20 Hz 
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Figure 4.19: Line Current Spectra at 20 Hz 
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4.5.4 30 Hz Operating Frequency 
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Figure 4.20 : Operating result at 30 Hz 
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Figure 4.21 : Phase Voltage Spectra at 30 Hz 
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Figure 4.22 : Line Current Spectra at 30 Hz 
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4.5.5 40 Hz Operating Frequency 
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Figure 4.23 : Operating result at 40 Hz 
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Figure 4.24 : Phase Voltage Spectra at 40 Hz 
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Figure 4.26 : Operating result at 50 Hz 
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Figure 4.28: Line Current Spectra at 50 Hz 
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Figure 4.29 : Operating result at 60 Hz 
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Figure 4.31 : Line Current Spectra at 60 Hz 
4.5.8 Discussion of Results 
The results show successful operation of the inverter through the full frequency range. It 
should be noted that traces are shown as recorded, and some sampling spikes are naturally 
present. The sinusoidal nature of the voltage waveform is very visible for the 50 Hz and 60 
Hz results and the respective current waveforms reflect this. These results are under no load 
conditions, which represent the worst case condition for measuring the distortion. The peak 
switching harmonics in the spectra are around one tenth the fundamental. 
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4.6 Conclusions 
This chapter has presented the operation of a basic five level diode clamped inverter suitable 
for within a motor drive system. The circuit uses a DC link which is split into four separate 
sources to provide the five levels in the output waveform. These voltages have to be 
maintained equal if successful operation is to be achieved. 
Section two addressed the fundamental operation of the circuit. Using the analysis developed 
for the three level inverter, the node currents for the DC link have been shown to be non zero 
during real power operation. This means that a strategy is required to maintain the equal 
voltages on the capacitors. 
The main objective at this stage of the process is the construction of a prototype inverter, and 
this was documented in section three. The experience from the three level prototype build 
allowed a better technical solution to be achieved for the physical arrangement. Since the 
theoretical analysis showed that the capacitor voltages would not maintain equal voltages, this 
was enforced by the use of a supply transformer to feed the levels separately. 
The PWM requirement for the five level inverter becomes more complicated than for the 
three level. The fundamental technique does not change, but expansion is required to account 
for the new levels. Section four describes the extension to the PWM strategy, with particular 
attention to the level changeover and selection of the carrier for fast transients. 
Results have been presented of the inverter operating at 110 load on the same Mitsubishi 
machine used during the testing of the three level (The rating of the supply transformer 
prevented operation at full power). Full harmonic analysis has been provided to show the 
effects of the carrier selection techniques. 
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5.1 Introduction 
Whilst the five level inverter is fully functional when supplied by transformers in the 
arrangement described in the previous chapter, it is desirable to operate from a single DC link 
with the voltage levels derived using a series arrangement of four capacitors. A single DC 
link allows the use of a conventional supply arrangement (i.e. a medium voltage rectifier). If 
this is to be achieved, some form of balancing strategy is required to regulate the voltages on 
the capacitor banks. This will be discussed in this chapter. Implementation of vector control 
will also be discussed, which provides a basis to fully demonstrate the operation of the circuit. 
The implementation of the vector control was actually done in parallel with the development 
of the capacitor balancing techniques. 
Figure 5.1 : Complete five level inverter 
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5.2 Vector Control Implementation 
Over the last few years, it has nearly become an industrial standard to implement some form 
of high performance control on a commercial inverter. Field orientation, or "vector 
control" [1] provides several advantages over the conventional V/f control technique. The 
basis of Vlf control is the steady state induction machine model. If the motor is required to 
rapidly change speed, then a more complicated approach has to be taken 
5.2.1 Field Orientation: The basics 
The induction machine, like most electromagnetic machines, produces torque by the reaction 
of flux and current. In order to maximise the torque generated, the field and current must be 
orientated perpendicularly. For a DC machine, the stator magnet (be it made of a magnetised 
material, or an electromagnet) provides the field, and the rotor currents react with this 
producing torque. The brushes and commutator enforce the quadrature relationship. Figure 
5.2 shows a basic diagram of the interactions within the machine. 
Winding 
Figure 5.2: Diagrammatic DC Machine 
Within a constant field, B, the torque produced is directly proportional to the ill tantaneous 
current in the armature. Closed loop torque control is therefore simple to implement. The 
induction machine on the other hand does not benefit from this natural simplicity. 
The conventional induction machine [2] can be considered to have two three phase distributed 
windings, one on the stator and one on the rotor. The rotor winding is effectiv ly shorted (for 
a standard cage rotor machine). When a voltage is applied to the stator winding, and a current 
produced, a rotating magnetic field is generated in the machine. The speed at which this field 
rotates depends on the frequency applied, and the number of poles in the winding. 
If the rotor is rotating at a different speed to the field, then a voltage will be induced in the 
rotor windings due to the time varying magnetic field. Since the winding is shorted, a current 
will flow in the rotor. The necessary conditions for torque generation are now present in the 
machine, being flux and current. The flux and current are inherently coupled together, since 
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the motor is effectively a transformer. In order to achieve high performance control, the field 
current and torque current have to be de-coupled. Vector control is a method of achieving this. 
The basis of vector control, as the name suggests, is vector analysis of the machine. Using a 
two pole machine as the starting point (higher pole numbers being electrically equivalent), the 
three phase windings are physically located at 1200 angles. Using this information to provide 
the directions and the instantaneous currents to provide the magnitudes, then by addition a 
single current vector can be defined. Figure 5.3 shows an argand diagram of the vector 
addition. 
b 
~ ~ - - - - - - - - - - - - - ~ - - - - - - - - - - a a
c 
Figure 5.3 : Argand diagram of vector addilion 
Mapping the total vector on the fixed frame of reference ( a , ~ ) ) then the AC current equations 
are reduced down to two time varying equations. The three phase currents are defined as 
being balanced, with arbitrary phase y. 
cos{at+ r) 
2n 
cos at+r--
3 
4n 
cos at+r--
3 
[5.1] 
Chapter 5 : The Five Level Inverter - Advanced Motor Drive 127 
cos ~ ~ J [ ~ a a J 
4 
J
ib 
• 1C 
srn - i 3 c 
[5.2] 
[5.3] 
Equation 5.3 defines the result of the vector addition. The three currents have been combined 
to create one rotating vector. The key stage is to map the current vector onto a rotating frame 
of reference (d,q). If this frame rotates at the same frequency as the current vector, then the 
desired DC quantities are created. 
d 
~ - - - - - - - - - - - - ~ ~ - - - - - - - - - - - - - - - . . a 
Figure 5.4 : Mapping of the current vector onto the rotating d-q frame 
[5.4] 
[5.5] 
Equation 5.5 for the currents referenced in the d-q frame shows quantities that are dependent 
on the relative phases of the currents and the reference. There is no time variation. By 
analysing the induction motor in this rotating frame, a transient model can be generated which 
is independent of the operating frequency. 
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5.2.2 Indirect Rotor Flux Orientated Control 
In order to apply the rotating frame analysis, a basic assumption has to be made on how to 
align the reference with the physical machine. The usual arrangement is to align the d-axis 
with the rotor flux. Current in the d-axis is assumed to be the "magnetising current", i.e. the 
current linked to the machine flux. The q-axis is then naturally aligned with the torque 
producing current. 
There are two common models for machine control. Direct rotor flux orientated (DRFO), and 
indirect rotor flux orientated (IRFO). The simplest to implement is IRFO control. This 
method uses the slip equation and knowledge of the rotor speed to achieve orientation. DRFO 
requires some form of flux feedback from the machine. 
The derivation of the actual vector control equations is not given here. There are many 
publications that give very through explanation [3]. The resulting stator equations are given 
below for the constant flux condition. 
[5.6] 
[5.7] 
[5.8] 
[5.9] 
These equations are quoted in their simplest forms, and with several approximations. In 
practice this is sufficient for implementing a basic vector control scheme. The aim of this 
project was not to push the boundaries of vector control. The implementation of vector 
control does provide an important benchmark in evaluating the converter. 
The basic control implementation of these equations is shown in figure 5.5. 
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Equations 5.6 and 5.7 show three tenns. Figure 5.6 shows the circuit analogy for the q-axis 
equation. The similarity to the standard DC machine model is clearly visible. 
Figure 5.6 : q-axis equivalent circuit 
Applying a PI controller can provide fast and accurate current control assuming the back emf 
tenn is constant. This assumption is not true during a speed transient. Acceleration or 
deceleration will insert a ramp disturbance into the control loop, which the PI controller 
carulOt cancel. This results in a steady state error in the current control. In order to overcome 
this, it is conventional to add compensation terms to the outputs of the current controllers. 
This is shown in figure 5.7. 
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With the compensation terms in place the design of the current controllers is reasonably 
straightforward. The d-axis and q-axis controllers have different actions in the control 
structure. Since the d-axis current is effectively the machine flux, the demand quantity is 
constant. The controller's job is regulatory. The q-axis current is the torque componcnt, and 
needs to be changed rapidly. The controller is acting as a servo. However, since the clectrical 
models are identical (excluding the back emf tenns which are handled by the compensation), 
a common design can be used for both the d and q axi controllers. 
The design does become more complex when the system delays are taken into account. 
Integrating the control into a PWM structure adds a delay in the forward path, si nce witching 
times are normally calculated during the previous cycle (or half cycle for asymmetric PWM). 
The current feedback will normally be filtered to remove switching frequency components 
and extract the fundamental. Assuming the filter response i significantly higher than the 
control bandwidth, the gain can be treated as a constant (and compensated for) , and the only 
effect on the signal is a fixed time delay. 
The complete control model including aU the delays is shown in figure 5.S. 
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Figure 5.8 : Current loop design model 
The current loop is commonly designed to be as fast as possible whilst achieving a sensible 
damping factor. It is the feedback delay that often limits the system performance, since it is 
represented by a zero in the closed loop system. As with all classical control designs, if the 
poles are faster than this zero, then an excessive overshoot will occur. 
5.2.4 Speed Control Loop Design 
The fast current loops are nested within the speed loop. The bandwidth of the speed loop is 
relatively slow, usually defined by the speed sampling period and practical requirements. The 
use of a digital incremental encoder limits the discretisation interval. The selection of 
sampling frequency has to be made as a trade-off between update frequency (hence 
bandwidth) and resolution. The control loop design model is shown ill figure 5.9. Speed is 
estimated from the angle change over the previous sampling period. This does introduce n 
feedback delay that may become significant if the required bandwidth is too high. 
PI Js+B 
Q) 
T, 
Figure 5.9 : Speed loop design model 
5.2.5 Field Weakening 
Operation beyond the normal base speed of the machine is limited by the back-emf term in 
the equations and the voltage limit of the inverter. IT the control is to operate successfully, 
then some headroom in voltage has to be allowed for the current controller. Because of this it 
not actually possible to operate all the way to base speed. If this is to be achieved, the back-
emf has to be reduced. If the d-axis current is reduced, the decrease in flux will result in the 
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desired change. By weakening the field , the operation range can be extended, as shown in 
figure 5.10. 
., 
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Machine 
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Inverter 
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- Base Speed + Base Speed 
Figure 5.10 : Field Weakening for increased speed range 
From the equations it can be seen that the torque will be reduced, and the slip will change. At 
the same time certain other changes occur in the machine operation. Under normal rated flux 
conditions for a typical induction motor, the magnetic flux path will normally be entering 
saturation between the slots. The machine is on the verge of non-linearity. By decreasing the 
flux, this saturation will be lost. This has a knock on effect on the leakage reactance. This will 
influence the rotor time constant, and can result in loss of orientation unless compensated for. 
In the case of this work, the field weakening was purely used to allow base speed to be 
reached (50Hz) without loss of control due to current controller saturation. 
5.2.4 Addition of Vector Control to the Five Level Inverter 
The outputs from the current controllers are voltage references in the d-q axes. These need to 
be mapped into something more conventional for the PWM technique to generate. From the 
PWM description in chapter 3 section 4 it can be seen that the sinusoidal teChnique used is 
based around a reference angle, and an amplitude. The d-q quantities map out as shown in 
figure 5.11. 
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Figure 5.11 : Resolving of voltage demands 
This is a basic trigonometric arrangement, described by the following equations. 
O _l(Vq J PWM =Od + tan Vd [5.10] 
[5.11] 
Implementation of equation 5.10 is difficult, due to the on line calculation of the inverse 
tangent. The ratio of d to q voltages can vary over an infinite range. This does lIot lend itself 
to the simple look up table kind of approach that is preferable. An alternative approach is 
required. Equation 5.11 is simpler, and can be implemented with a basic look up table. An 
integer table can become inaccurate at small values, but this can be overcome by simple 
scaling techniques. 
Assuming the amplitude is available, then this opens up alternatives to equation 5.10 for the 
calculation of the angle. 
[5.12] 
OPWM = Od + c o o - I ( ~ ) )VpWM [5.13] 
Inverse sine and cosine tables are simpler, since the range is bounded. Due to the limit.ation of 
using integer numbers, both these tables are inaccurate as the ratio tend to unity. For 
example, if the q-axis voltage is much larger than the d-axis voltage, then the inverse sine 
produces a less accurate result than the inverse cosine. By having access to both tables, the 
accuracy can be increased, but this is wasteful of the limited processor memory avajlable. 
From basic trigonometry, the following equation call be derived. 
PWM = d +--sm ----
° 
O n. - I ( Vd J 
2 VpWM 
[5.14] 
Chapter 5 : The Five Level Inverter - Advanced Motor Drive 134 
This provides the result without the need for an extra lookup table. With these alternate 
equations the output of the vector current controllers can be easily integrated with the PWM 
generation. 
5.2.4 ResuJts of FuJl Control Scheme 
This section presents results from the operation of the inverter under vector control. Various 
transient tests were completed in order to demonstrate the control. The initial work was 
completed on a known 4kW machine to enable rapid development of the various algorithms. 
The motor was then changed for an llkW machine ill order to push the inverter to it's limits. 
The capacitor balancing techniques described later in the chapter were in operation for the full 
tests. In order to achieve rapid deceleration of the motor, a resistive braking unit was 
employed over the total DC link. 
TEST 1 : Current Control 
The most essential part of the control is the fast current loops. Figure 5.12 shows the step 
response for both controllers on the 4kW machine. The rapid response is clearly visible. 
These step responses were recorded individually whilst the other controller was in steady state 
conditions. 
6 r - - - - - - - ~ - - - - - - ~ - - - - - - _ r - - - - - - _ r - - - - - - _ , ,
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Figure 5.12 : Independent control of dq-axis urrenf 
TEST 2 : Speed Reversal ±30Hz 
Figure 5.13 shows the motor phase current during a speed reversal of ±900rpm. 
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Figure 5.13 : Motor Current During Speed Reversal 
TEST 2: Speed Reversal ±50Hz 
Figure 5.14 shows the transfonned motor current and motor speed during a speed reversal of 
±1500rpm. In order to achieve this the control has to reduce the field at fuU speed, which con 
be seen in the d axis current (the grey trace in the figure). 
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Figure 5.14: Speed Reversal 
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S.2.S Conclusions 
This sectio.n has described the basic principles o.f a simple clo.sed lo.o.p vector co.ntro.l scheme. 
Implementation of such a scheme within the contro.l o.f the five level inverter has been 
discussed. The contro.l has been fully tested and results presented to. verify the operation. 
The vector control pro.vides an impo.rtant means for evaluating the o.peratio.n o.f the inverter 
and capacitor balancing techniques described in the following sectio.ns. 
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5.3 Techniques for Capacitor Balancing 
For the three level inverter, a simple technique was introduced as 'neutral point control' 
which provided balance of the capacitor voltages. This task becomes more complex with an 
increased number of levels. In the previous chapter, the operation of the circuit was 
demonstrated with a transformer supplied DC link (illustrated in figure 4.9). This ensures 
balance of the capacitor voltages, but at the expense of the input current, since the loading 
will not be symmetrical. Regeneration will also cause imbalance unless each level has it's 
own independent brake unit. 
Various techniques have been suggested for capacitor balancing, and tJlese different 
approaches are described here. The analysis of these different techniques will provide 
justification to the approach that has been taken. 
5.3.1 Independent Power Supplies 
The ideal supply arrangement, if the supplies can be rated appropriately, is to use separate DC 
power supplies for the various levels. This has been suggested [4] as being particular suitable 
for battery or solar panel supplied applications. In these cases the separate supplies are 
inherent. The power loading of the various supplies will not be constant, and this may limit 
the operation in particular situations. 
5.3.2 SVM Control 
Space vector modulation has been suggested previously as a technique to balance the neutral 
point on the three level inverter. The question then arises to the ability of redundant state 
selection on an n-Ievel inverter with SVM control to regulate all the capaci tor voltages on an 
n-Ievel inverter. 
The implementation of neutral point control is reasonably simple, since the current drawn 
from the node is zero if modulation is balanced. For an n-level inverter this is made more 
complex, since the currents into the additional nodes are not naturally zero. Thi wa shown 
in figure 4.4. 
Figure 5.15 shows one sector of the space vector map for a .five level invert r, illustrating the 
different switch states for a particular vector. Similar problem to those described for neutral 
point control are still applicable, with no choice in vector at high modulation amplitudes, and 
no benefit from different zero vectors at low modulation amplitudes. There are often everuJ 
alternate switching states for any particular vector, which implies some control of tJle currents 
into the DC link should be possible. 
It has been demonstrated [5] that for a four level inverter, the balancing could be achieved on 
a four level inverter provided the modulation amplitude was restricted. For high modulation 
amplitudes an additional circuit was required. 
Selection of the switch state cannot provide balancing of the capacitor voltage for multi-level 
inverters with more than three levels without additional circuitry if tJle full operating range i 
to be utilised. 
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Figure 5.15 : One sector from the SVM map for the five level in verter 
5.3.3 Back to Back Operation 
138 
It has been demonstrated that the capacitor voltages can be regulated in a back to back 
arrangement [6][7], A typical arrangement for a four level inverter is shown in figure 5, 16, 
Control for this arrangement is often based on SVM, or a hybrid sub-harmonic PWM with 
intelligent redundant state selection. The selection of which redundant stnte to employ on both 
the 'rectifier' and 'inverter' affects common mode voltage at the output and may induce 
problems with EMI from circulating earth currents. Unless sustained regeneration is required 
the additional cost, volume, and efficiency loss associated with the sinusoidal front end is 
unlikely to be popular for industrial applications. 
'Rectifier' DC Link 'Inverter' 
Figure 5.16: Back to backfour level in verter 
5.3.4 Conclusions 
In order for a diode clamped multi-level inverter to operate correctly, some form of balancing 
technique for the capacitor voltages must be implemented, For inverters with more thall th ree 
levels, additional circuitry is required if a single DC link is to be employed. Assuming 
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sustained regeneration is not a requirement, the simplest solution is a switching regulator to 
inject current into the nodes of the DC link to regulate the capacitor voltages. Any switching 
circuit needs to provide balancing throughout the whole operating range of the inverter. 
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5.4 Capacitor Balancing Circuit 
The review of capacitor balancing techniques in the previous section concluded that the 
addition of extra circuitry to the basic inverter circuit is required if operation from a single 
DC link is to be achieved. It has already been discussed that this is likely to be the preferred 
option for many applications. 
This section will review the requirements for a suitable circuit, and the arrangement on the 
DC link. The new balancing circuit will then be discussed. Simulations will be provided 
(detailed in appendix 2) to confirm the design basis, along with practical operating results. 
Figure 5.17: Photograph o/Balancer Circuit 
5.4.1 Circuit Requirements 
It was shown in the analysis in chapter three that variation in the voltages on the capacitor 
bank on the three level inverter was a direct result of current being drawn from the 
intermediate node (the neutral point) in the capacitor bank. Voltage balance is achieved by 
cancelling this current so that the voltages will remain undisturbed. Whilst this was simple to 
achieve on the three level (since the current cancellation could be achieved through 
modification of the switching pattern), the analysis in chapter four showed that a mean current 
is drawn from some of the intermediate nodes. This is part of the fundamental operation of the 
circuit in a real power application. Any additional balancing circuit will have to provide the 
currents predicted by equations 4.l2 to 4.16 in the previous chapter. 
Since the five level inverter is symmetrical about the neutral point, the problem can be split 
into balancing of the top two capacitors and the bottom two capacitors, as independent 
systems. This is shown in figure 5.18. 
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Figure 5.18: Balancing arrangement 
The current drawn by the inverter from the nodes was defined by equation 4.17. This can be 
positive or negative depending on the power factor in the A load. The balancing circuit must 
be capable of handlil1g both positive and negative current inj ction if operation is to be 
achieved with high perfonnance four quadrant control. 
5.4.2 Proposed circuit 
Figure 5.19 shows the basic circuit that is proposed for the capacitor balancing. The physical 
circuit is identical to a phase of a three level inverter, with an inductor connected back to the 
centre point. Simpler circuits have been suggested for balan ing in multi-level invert rs [8] 
but tllese have been limited in their operational capability. 
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Cl 
Figure 5.19 : Balancing circuit 
An alternative drawing of the circuit is shown in figure 5.20. In thi arrangement, the cir uit 
resembles the classic 'flyback' converter. In this case the circuit is bi-directional, allowing 
power to be transferred in both directions. 
A 
Figure 5.20: 'Flyba k' style arrangem nt 
5.4.3 Circuit Operation 
The circuit operates by transferring energy/charge from one apacit r t 1h olll r via Ille 
ioductor. The switching requirements (IGBT witch d as complementary pairs) have already 
been documented earlier, since the circuit is ba ically a in le pha e from a Illree lev I 
inverter driving an inductive load. Figure 5.21 show the three permitted witch tates with 
both positive and negative inductor current. 
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Figure 5.21 : Balancer switching stales 
By cycling back and forward through the states (1 -2-3-2- 1). Energy will be tran ferred from 
one capacitor to the other depending on the current directioll. The time sp lit in tate 2 i 
effectively wasted, since the current is just freewheeling. The tate i u ed to complete the 
commutation cycle, and to prevent exceeding the device voltage rating. 
The generation of the switching pattern is shown in figure 5.22. The technique us d is ba ed 
around a traditional triangle wave comparison technique. Two r e ~ ~ rence are gellerated which 
symmetrically band the desired reference value. This i ill fact all implementation of th 
dipolar sub-harmonic technique described in chapter two. In thi ca the of( t b tween th 
two modulation waves is small. The reference determines the pattent duty cycle, and therefor 
the mean voltage on the inductor. 
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Figure 5.22 : Balancer switching pattern 
Figure 5.23 shows an example operating condition. The mean inductor current is relatively 
small, with the current troughs going negative. In this condition all the states that were shown 
in figure 5.21 are being used. 
-
-
-
Assuming balanced condition ~ l a V C 2 2
cu cu .J:l .J:l cu cu 
C\I M M ~ ~ C\I 
2 Q) 2 Q) Q) Q) 
~ ~ cu cu iti iti iti 
- - - - -en en en en en en 
State 2b 
Figure 5.23 : Balancer operation example 
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In the example, the mean inductor voltage is zero, which results in a repeating current 
waveform with a constant mean value. The commutation period (state 2) is kept to a 
minimum, to maximise the current utilisation (since energy transfer between the capacitors 
does not occur during state two). The current ripple can be approximated to equation 5.16, 
with the assumption that the state 2 time is negligible. 
[5.15] 
This does assume the two capacitor voltages are equal at their normal operating point. The 
ripple current also defines the speed of response, and the maximum large signal bandwidth. If 
the switching is in its maximum or minimum condition, then a full period is allocated to either 
state one or state three. The maximum change of current will then be given by equation 5.16 
=2MLIs dt Maximum 
[5.16] 
If the peak current capability is Imax, then the bandwidth can defined from the sinusoidal 
current capability. Assuming the frequency bandwidth limit is the -3dB gain point, then the 
sinusoidal current is defined by equation 5.17. 
[5. 17] 
By equating the maximum rate of change of current required with Illst defin d above the large 
signal bandwidth limit can be derived. 
dl L _ 27rfbJ max 
dt Maximum - .J2 [5.18] 
lbw = J2lsM L 
I mal 1C 
[5.19] 
For a given switching frequency, the size of the inductor can be calculated from the desired 
ripple current, with a trade off against the bandwidtJl. In this ca e the witching frequency for 
the balancer was set the same as the inverter, at 1kHz, and a lOmH indu 1 rued. 
From the above equations this gives the following parameters. 
M L =7.5A 
l bw = 135Hz 
5.4.4 Control for the balancer circuit 
From the analysis of the circuit and the switching strnt gy, an nppr ximnte Laplace bl k 
diagram can be derived. This is shown in figure 5.24. The current drawn by the illverter 
appears as a disturbance to the system. 
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2Cs Vlower 
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Figure 5.24: Balancer block diagram 
Two of the blocks contain the sum of the two capacitor voltages. It has been assumed that this 
remains constant, to ensure a linear system. The Laplace transfer function (ignoring the 
disturbance input) for the system is given in equation 5.20. In steady state, the difference 
between the voltages is directly proportional to the PWM reference. 
V.rror = __ ...:::2,;::L::..,:C"--__ 
2 R 1 
S + - s+--Re! 
[5.20] 
L 2LC 
The open loop system is second order, and oscillatory. Whil t the capacitor will balance, 
given the correct reference, the system is likely to be very poorly damped. Inserting the 
following values into the block diagram (which are corre t for the pra tieal sy t.em) the open 
loop system was simulated, and the result shown in figure 5.25. TIle syst m was started will) 
the capacitor voltages offset to observe the settling response. 
C = 4mF 
L = lOmH 
R = O.l,Q 
[5.2 1) 
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Figure 5.25 : Open loop balancer response simuLation 
In order to improve the response, a closed loop control system has to be used. The usual 
starting point would be to add a PI controller, and feedback the voltage error. Figure 5.26 
shows the root locus with a PI controller added. 
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Figure 5.26 : Control root locus with a simple PI ontrol 
As the figure shows, the system quickly becomes unstable with the PI added. With complex 
plant poles it is not possible to achieve the bandwidth required. The operation needs to be 
changed so that the plant is not complex. This can be achieved by having a nested control 
system, separating the current control in the inductor from the voltage control on the 
capacitors. The new control structure is shown in figure 5.27. 
I· 
Voltage LJ + 
PI f\ 
Ref 
LJ V Tolul 
f\ 2 w+ R 
Figure 5.27 : Nested control arrangement 
V orror 
s 
The natural feedback from the voltage error into Ule current loop ha been ignored. Under 
normal operating conditions this will be negligible (i.e. the ystem will be balanced). With 
nested control, it is normal to have the inner loop operating wilh a ignific31lUy hi her 
bandwidth than the outer loop. 
The control design was completed giving a currellt loop of: 
(00 :::: 200Hz 
, = 0.707 
[5.22] 
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This is the control bandwidth, and is beyond the circuit limitation defined given in 5.19. The 
closed loop control defines the small signal limit rather than the large signal behaviour 
defined earlier. 
The voltage loop was then designed with: 
roo ::::50Hz 
, =0.707 [5.23] 
Whilst the inverter is running, the system will have to withstand the disturbance current 
drawn from the node. This is not constant, but contains many high frequency components. 
The disturbance rejection was examined in simulation to test the control design. Figure 5.28 
shows the simulated response to a step disturbance in the current drawn from the node. 
~ ~ 1 5 5 r - - - - - - - - . - - - - - - - - ~ - - - - - - _ , - - - - - - - - _ r - - - - - - _ , ,
f 150 /t----<>::::::::::::::=:-----I 
= 1 4 5 ~ - - - - - - - - - - - - - - - - - - - - ~ - - - - - - ~ - - - - - - ~ - - - - - - - - ~ - - - - - - ~ ~~ ~ 0 
Cl-
<'Il 
(,) 
0.02 0.04 0.06 0.08 0.1 
(:11-- =s--------1 
o 0.02 0.04 0.06 0.08 0.1 
Time Is 
Figure 5.28: Simulated disturban response 
The disturbance response is defined by the lower voltage I p. Thi r ullS in quite a larg 
variation in the capacitor voltages. The current tran du er that ar pr ellt 0 11 the illv rter for 
protection purposes also provide a direct m a uremellt of th urrent drawn from the node. 
This measurement can be fed into the control strategy a a d mand n th urr nl loop. TI1e 
current drawn by the inverter can now be tracked by !lIe high bandwidlh inner loop, wilh the 
outer loop tuning the capacitor voltages. The modified control arrang m III i showlI in figur 
5.29. A repeat of the previous simulation is howll in fi gure 5. wilh the curr lit 1i d 
forward added. 
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Figure 5.29: Control arrangement willl current feedforward 
! : : : I ~ - ~ ~ ~ - - ~ ~. ~ ~ 1 4 8 ~ - - - - - - - - - . ~ - - - - - - - - ~ - - - - - - ~ - ~ - - - - - - ~ - - - - - - ~ ~
Cs 
~ ~ 0 0.02 0.04 0.06 0.08 0.1 
c..:> 
i ]1----:= : 
o 0.02 0.04 0.06 0.08 0.1 
0.02 0.04 0.06 0.08 0.1 
Time Is 
Figure 5.30: Simulated disturbance response with IIrrell ffe rlforwnrrl 
150 
Verror 
The figure clearly shows the improvement that the current feed forward ha produ cd. Th 
voltage fluctuation is reduced by a factor of four. TIlis i lh control arran emenl Ihat i 
implemented in the balancer construction. 
5.4.5 Implementation of balancer circwt 
The microconlroUer did not have sufficient pattern generation lines remninillg to implem nt 
the PWM for the balancers. Th contr I i al 'o C irly ompl x, needing several nno! gue 
measurements. It was therefore decid d t implem Ilt both the onlr 1 alld . witching 
generation using a discrete analogue/digital y tern. Thi wilt be de cribed later in appendix I. 
In the analysis of the inverter, equation 4.13 modelled th meall currellt drawn at the upper 
balancing node by each phase. The total current for the inverter i lhu given by: 
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O ~ ~ A ~ 0 . 5 5
[5.24] 
0.5 ~ ~ A ~ ~ 1 
From the graph in figure 4.4, the peak current occurs as the outer carrier come into use at 
half amplitude. The maximum mean current is simply found by substitution. 
1 = 31 cos(l/» 
2 Max 4 [5.25] 
The maximum mean current that the balancer will have to supply to the node is three quarters 
of the peak real AC current. Allowing for current ripple on top of thi s value, the balancer 
current rating was set the same as the inverter. 
5.4.6 Balancer Operation Results 
The development of the balancer was concurrent with the ba ic vector control that has been 
described earlier in the chapter. The results presented below wer taken with the drive 
operating under full vector control. This provides the best le t conditions for the balancer 
with full current load transients used to di sturb the capacitor voltage balanc . 
Test 1: 
The first test was a full speed reversal of the machine. Figure 5.3l how the motor current, 
balancer current, and the capacitor voltage error. These are all recorded by independent 
transducers rather than taking signals from the control boards. 
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Figure 5.31 : Ba/an r Test J - peed R versal 
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From steady state operation with a small mean balancer current, the step speed demand causes 
full power regeneration. The balancer quickly absorbs this current with minimal di sturbance 
on the capacitor voltages. The system then tracks the node current through the deceleration, 
and acceleration, with a reversal in the current direction, maintaining the capacitor voltages at 
all times. 
Test 2: 
The second test was to evaluate the transient response. Starting from zero speed, full torque 
was applied to the machine. Once the balancer current was up to rated operating conditions 
the torque was reversed, and the machine decelerates back to zero speed. This inserts a full 
current reversal into the DC link node. Figure 5.32 shows the full test result, with figure 5.33 
showing a close-up of the actual current transient that occurred at torque reversal. 
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Figure 5.32 : Balan er l est 2 - urrent,., v r.sal 
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Figure 5.33 : Inductor current response from test 2 
The balancer has clearly maintained the capacitor voltage uccessfully. Examination of the 
step response iD the current control shows a time to peak of -3.7 ms. Thi corre pond well to 
the theoretical value of 3.5 ms based on the control paramet rs from equation 5.22. e figure 
A2.4 iD appendix 2 for a similar simulated step response. 
5.4.7 Conclusions 
A novel balancer circuit has been introduced, and the op ration de ribed. ontrol for the 
circuit has been examined and a suitable strategy d ign d. The balan r w r on tmcted 
and put into operation OD the five level prototype inverter. 
Results have been presented showing the balancer in operation, and lh capability t regulate 
the voltage throughout the operating range (in all four quadrants) ha b en d mon Lr< f d. 
Voltage regulation is maintained to within ±39£ . 
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S.S Advanced Neutral Point Control 
The technique proposed for neutral point control in the three level inverter is equally valid in 
the five level inverter. The effect of adding the offset is more complicated lO analyse, but it 
does result in a change in the neutral point current. An effect is also observed in the currents 
at the balancer nodes, which indirectly impacts on the neutral point. 
5.5.1 Analysis of Operation 
The steady state condition for the balancers from equation 5.20 is a reference of zero. This 
equates to equal time in states one and three. The state times also dictate the current drawn 
from the capacitors. The mean current flow is shown in figure 5.34. 
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Figure 5.34 : Node currents with ba/an er.\' 
The effective neutral point current (including 111 influenc f the balan ers) i given by: 
I = I +!..J:...+!'!' [5. 26] 
"",lraJ 3 2 2 
The analysis of the node currents for the normal op ration stralegy produ d LW expre ion 
for each current depending on the modulation amplitude. With the offset applied, tit re are 
more boundary conditions, and more solution for the curr nts. The e solution are mapped 
out in figure 5.35. 
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Figure 5.35 : Modulation conditions with offset added 
There are ten different modulation conditions each producing different equations for the five 
node currents. In some zones the current can be alculated imply, an otll rUle equation 
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become more complicated. Examining zone A for example, a simple set of equations can be 
derived for the node currents by the same technique used in previous chapters. 
I -0 1-
I , ~ ~ ~ ~ [ A'n+( 20h' -0' + 2A' Sin-'( ~ ) ) ]r c o s ( ~ ) )
I, ~ ~ - ![ o-'A' -0' + A' sin-' ( ~ ~ )]r c o s ( ~ ) )
I, ~ ~-2 ~ [ [A' I< -( 20-'A' - 0' +2A' Sin -'( ~ ~ ))]; c o s ( ~ ) )
[5.27] 
[5.28] 
[5.29] 
[5. 30] 
[5.31] 
Applying these solutions to the effective neutral point current defined in equation 5.26, the 
following result is obtained for this zone. 
[5.32] 
This solution for the effective neutral point current for zone A is identical to that obtained for 
the three level inverter in equation 3.27. 
The general equation over the whole range can be expressed ill the form of equation 5.33. 
I , , ~ u l l a ' ' = K(A,8)i cos(l/J) [5.33] 
Assuming a sinusoidal modulation function, the function K is howll raphi ally in figur 
5.36. The surface has been formed from an numerical result obtained through a math matical 
step simulation as used in the three level derivation ( ee appendix 2). 
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The system described above, and used to calculate the surface plot, ha the same limitations 
described for the three level inverter. The limited addition of an offset within the modulation 
bounds prevents operation at full modulation. This can be solved by applying the same 
clamping and compensation technique described in chapter three. The resulting surface plot is 
shown in figure 5.37. 
The surface is also similar in form to that obt.ained for the three level inverter when the 
clamping technique was applied. Whilst the entire surface i technically valid, tability 
limitations exist at high modulation amplitudes. Figure 5.38 show th operating urve C r the 
full modulation condition. Within the safe operating region (av idillg control in tabi lity) an 
offset of up to iQ.S can be inserted producing value for K of ± 11 '* . or the three pha ease 
this means that one third of the real current can be utili ed to balance Ih 11 utral point. 
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Figure 5.38: Operating curve/or offset addition atfull modulation (A =I) 
5.5.2 Current Compensation 
158 
For the three level inverter, it was assumed that th drive would be op rated nly in motoring 
mode. The design of the neutral point controller wa th n based nr und a fixed operating 
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range. As has been described in the previous section, the five level inverter is operating under 
vector control, and capable of full torque both in motoring and regeneration. ompensalion of 
the motor current is therefore required in order for the control to maintain the capacitor 
voltages in all conditions. 
From the earlier analysis it has been shown that the neutral point current is dependent on the 
amplitude, and relative phase angle of the motor current. There are several ways that the 
necessary values can be obtained within the software, but the t.echnique employed is based 
around the power flow. 
In the d-q rotating frame of reference the power flow can be calculated by the following 
equation. 
[5.34] 
It should be noted that the units of this equation are not watts. As uming that the motor 
current is sinusoidal, then basic AC theory provides us with the following equation. 
P = 3Vl eos(l/» [5.35] 
Simple algebraic manipulation therefore gives an equation for the load current component of 
the neutral point current. 
A V i + v i 
I cos(l/» = k d d q q where k = constant ~ v / / + v/ [5.36] 
The constant k can be found by calculating back through the equations that relate the d-q 
variables with the real voltages. 
k = .J2 
3 
[5.37] 
Since the calculation of voltage amplitude and the a sociated square root already exi t as part 
of the PWM structure, the equation becomes reasonably imple to implement within I.h 
vector control routines already present. 
Figure 5.39 shows the controller with current compensation in luded. The gain ompensalion 
is shown as a simple inverse functi.on, but this would en unter tability pr bl m at very low 
current levels. When the current is within a low I vel dead band, Ih IItroll r i\I1 hav liUle 
or no effect 011 the neutral point current. The gai n i therefore redu ed f r stability. 
i cos(l/» lIx 
Figure 5.39 : Controller with current ompensation 
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5.5.3 Results 
TEST 1: 
160 
The first test is steady state operation. Figure 5.40 shows operation at 50Hz no load. This 
represents one of the most difficult operating conditions, since the real current component i 
small (most of the current is the reactive magnetising component) and the modulation index A 
is at maximum. 
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Figure 5.40 : Steady State Operation wilh 580V total D link 
TEST 2: 
The second test is a speed reversal. This demon trste the operation f tll control in four 
quadrants, which requires accurate current compen ation to rr tly adju t the ai n for 
regeneration. Figure 5.4 L shows measurement taken from a ± J 500rpm speed rev 1 ulld r 
vector control. The periods of motoring and regeneration are learly vi ibl fr m the 0 link 
voltage. The link voltage is limited by th brnking chopper ircuit. Th r ulation 11 th 
capacitor voltages is clear. 
Figure 5.42 shows a data recording on the prace or during a p rat pe d r v rsnl. Thi 
shows the motor speed, the estimated real motor urrent, and the III a ured v It error at tit 
neutral point 
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5.5.4 Conclusions 
The appHcation of neutral point control on a five level inverter with balancer circuits has been 
described. As with the three level the technique has been analysed and a control strategy 
produced. Current compensation has been included which has been derived from the 
mathematical analysis of the control technique. 
Results have been included which clearly show the neutral point control operates successfully 
throughout the operating range and in all four quadrants. 
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5.6 Operating Results - Full System 
5.6.1 Test Results 
The following sections show results from the operation of the full five level inverter with 
vector control, balancers, and neutral point control. Harmonics are recorded via a spectrum 
analyser to achieve sufficient time averaging. 
This section has been included to show the hannonic analysis when the full prototype inverter 
system is in operation at no load, which represents the worst case condition. The results are 
steady state plots of current and voltage, with the respective spectrum analysis. 
The loaded capabilities of the prototype inverter have been fully demonstrated during vector 
controlled speed reversals. 
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5.6.2 10 Hz operating frequency 
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Figure 5.43 : 10Hz Operating result 
Figure 5.44: 10Hz Voltage Harmonics 
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Figure 5.46: 10Hz Low Order Current Harmonics 
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5.6.3 20 Hz operating frequency 
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Figure 5.47 : 20Hz Operating Result 
Figure 5.48 : 20Hz Voltage Harmonics 
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Figure 5.49 : 20Hz Current Harmonics 
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Figure 5.50: 20Hz Low Order Current Harmonics 
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5.6.4 30 Hz operating frequency 
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Figure 5.51 : 30Hz Operating Result 
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Figure 5.54 : 30Hz Low Order Current Harmonics 
Chapter 5 : The Five Level Inverter - Advanced Motor Drive 170 
5.6.5 40 Hz operating frequency 
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Figure 5.55 : 40Hz Operating result 
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Figure 5.56 : 40Hz Voltage Harmonics 
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Figure 5.57: 40Hz Current Harmonics 
Vertical 
Scale 
10 d8/div 
Horizontal 
Scale 
50 Hzldiv 
I 
I 
Figure 5.58 : 40Hz Low Order Current Harmonics 
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5.6.6 50 Hz operating frequency 
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Figure 5.59 : 50 Hz Operating result 
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5.6.7 Discussion of Results 
The results once again show successful operation of the inverter throughout the frequency 
range. These are no load results provided to show that the effects of the advanced operation 
on the output waveform. These can be compared to the basic Vlf control results presented in 
chapter 4. 
With the vector control in operation, there is an increase in the transient demands on the 
PWM generator. This can be observed in the harmonic spectra presented. The carrier 
changeover events are completely independent and the PWM pattern becomes non repeating. 
This random behaviour, which could be described as chaotic, results in spreading of the 
switching harmonics. This is an incidental effect of the switching strategy that significantly 
improves the audible noise. 
Full current capability has been demonstrated earlier in the chapter by the vector control 
results. 
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5.7 Conclusions 
This chapter has described the advanced operation of an five level diode clamped inverter. 
Expanding on the basic operation described in chapter four, the operation of the circuit from a 
single DC link has been shown along with operation under a high perfonnance four quadrant 
vector control scheme. 
Capacitor balancing is achieved through the use of switching balancer circuits. This novel 
arrangement provides balancing of the upper and lower capacitor pairs. Control of the neutral 
point is performed by the same technique employed on the three level invert.er. Range 
extension and current compensation have been included into the neutral point control strategy 
to allow the full operating range to be utilised. The balancing technique has been thoroughly 
tested via the vector control, placing rapid cbanges of current loading, and high transient 
conditions onto the DC link 
Operating results have been provided to show steady state operation with the full 
arrangement. 
This work within this chapter fulfils the main project aim, demonstrating the full operation of 
a five level inverter. 
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6.1 Introduction 
The previous chapters have described the main research work completed during the project. 
Since the project included industrial support the aims of the project were based around a 
practical evaluation. There are several areas that need consideration when evaluating a design 
for a practical medium voltage inverter, the envisaged market for these topologies. 
This chapter has been included to provide discussion of some of these areas, and to describe 
some of the ancillary work that was completed. The most significant part of the circuit is the 
power device. The IGBT was chosen for the prototypes built during the project, but this is 
not the only device that is suitable for these topologies. The operation of common devices 
will be discussed with regard to practical operation. 
The use of series diodes was discussed in chapter 4 to obtain the blocking voltage 
requirement for the DC link connection diodes. This chapter will provide some di scussion 011 
the practicalities of this. 
There are many areas that need consideration in a design of an inverter for this market, such 
as insulation and earthing. The basics of these areas will be discussed to provide background 
material. 
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6.2 Semiconductor Technology 
The last decade has seen an explosion in power semiconductor technology, both 
metaphorically, or as many people working in the field will testify, often literally. At this time 
the invention of new devices (or variants of previous devices) seems to occur on a regular 
basis. No discussion on the practical considerations for a multi-level converter can be 
complete without mentioning the current and future options. Since IGBT devices were used 
throughout the project these received some evaluation work, and thi s is reflected in the detail 
included. Experience gained on the project also identified special requirements for the power 
diodes used in the circuit. This is an area that is sometimes neglected, but vitally important. 
The diodes used in a modern converter circuit are just as important technically as the 
switching devices. 
6.2.1 The IGBT 
The IGBT has become probably the "standard" power switch for many applications. It 
combines the ease of drive of the MOSFET with seemingly ever expanding voltage and 
current capability. Commercial devices are available from 600V to 3.3kV with 6.6kV 
expected in the near future. Current ratings vary from tens of amps to in excess of 1600A in a 
single module. 
Figure 6.1 shows the basic equivalent circuit for an IGBT, and the typical physical 
construction. The construction shows the basic cell arrangement. The e are then paralleled up 
across the wafer to provide a full IGBT chip. 
Collector Gate 
Emmiter 
I 
o. Ide 
Gate J II n+ ) l n+ J) p n· 
n+ 
Emmiter p+ 
I Ml lllliullon 
Collector 
Figure 6.1 : IGBT equivalent circuil and physi of conslru lion 
The current gain of the pnp transistor is low, and a ignificant omponem of lit overall 
"coUector" current passes through the MOSFET part of tile tru tu re. Whil t thi may s III 
uneconomic from the equivalent circuit, it i this current haring whi h provide the high 
switching speeds of tllese devices. 
Typical turn-on and turn-off traces for a hard switched appli ation or hOWl! in fi gures 6.2 
and 6.3. These are results taken from tests completed on a ommel1 ially available I OOV 
IGBT module. The test rig arrangement provided a reasonably low inducUul ~ ~ r the ir uit , 
hence the rather ideal voltage waveform for tum off. In practical applications it is likely tlI8t 
iliere will be some level of overshoot. 
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Figure 6.1 : TypicallGBT turn-on 
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Figure 6.2 : TypicallGBT turn-off 
One of the problems with early IGBTs was ' latch up'. Th emi onducl r COli trucljon 
includes a parasitic thyristor (p-Il-P-Il layers), which can tum 011 ulld r high curr nt 
conditions. Developments in the semiconductor design and addition of spe iaUy doped lay rs 
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have eliminated this behaviour provided the d e v i c ~ ~ is used with its specified safe operating 
area. 
During nonnal switching operation the IGBT is saturated, and the collector emi tter voltage 
drop is in the order of a couple of volts. The number of available carriers is dependent on the 
gate voltage. This means that for a given gate voltage there is a limit in the forward current 
capability. Figure 6.3 shows the typical set of characteristic curves for an IGBT. For a typical 
gate voltage of 15V, the level of de-saturation is approximately 10 times the nominal forward 
current. 
Forward Nominal 
Voltage V ceN Current 
30 
20 
10 
v . 7V g. v . 9V g. v •• • 12V V ••• 15V 
O ~ ~ - - ~ - - - - ~ - - - - ~ - - ~ - - - - ~ - - - - r - - - ~ - - - - - - - - ' '
o 100 200 300 400 500 
Figure 6.3 : Typical/GBT forward voltage haracteristi 
Forward 
Current I cl A 
The de-saturation behaviour provides a mechani m of short ircuit protection. The d vi e 
will limit the current with an increase in voltage. Figure 6.4 show typi al tum n into a 
short circuit. In this case the IGBT is a 1200V/150A d vi e. Pow r 10 under this ondilion 
is extremely high in the IGBT. Devices are normally capabl of witJlstnndin tJlis ndition 
for around ten microseconds (dependent on junction tl1ermal ap itnn and perating 
temperature). If the device can be safely turned off within thi lim period lh n faHur of the 
device should be avoidable [I]. 
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Figure 6.4 : IGBT turn-on into a short ircuit 
The requirement for placing a snubber around an IGBT is very much d pendent on tile 
application. The advantages that can be obtained through the use of a snubber circuit are a 
reduction in switching loss, and a decreased commutation speed. It is often the e ond fa tor 
that has most significance on any high power design. During turn-off any energy tored in tile 
circuit inductance causes a voltage overshoot. The addition of a snubber may be ne essary in 
order to protect the device during nonnal running conditions. 
6.2.2 The GTO 
The Gate Turn Off Thyristor market share has decreased over r ent year . Whit t the GTO 
was once the favoured device for high power applications, the expan i n of IGBT te hnology 
and corresponding increase in ratings has pushed the GTO out of ompetili n for many 11 w 
applications. 
Figure 6.5 shows the basic four layer structure of a typical TO. Tt re emble the 
conventional thyristor with several specific modification to enable turn-off. 
Metal 
.Jcontact 
---- Cathode ~ ~ - - - - - - - - - - - - - - - - Metalllzation 
l.J __ ~ ~ ~ Gate 
Metalll za tion 
OIl Anode 
Figure 6.5 : GTO Stru lure 
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The GTO has a similar turn on mechanism to a conventional thyristor. A positive pulse of 
current is applied to the gate. As with conventional thyristors, the GTO can be triggered by a 
high dV /dt across the anode and cathode terminals. 
The turn-off process is initiated by applying a negative gate current. The turn-off gain for a 
GTO is relatively small, resulting in a large current requirement (up to one third of the anode 
current is typical). The large gate current requirements are one of the main disadvantnge for 
the GTO necessitating a substantial gate driver. The losses in the gate driver associaled with 
the high current requirement are quite substantial. 
Snubbers are a requirement for GTO devices for safe operation to be obtained. It has already 
been stated that a high dV/dt will cause the device to tum on. The presence of a turn-off 
snubber prevents re-triggering as the device turns off. Thrn-on snubbers are often employed 
to reduce the losses in the device. 
6.2.3 The MeT 
The MOS-controlled-thyristor has been developing for a number of years. The integration of 
MOSFET gate structures onto thyristor for turn-on and/or turn off offers significant 
advantages. Combining the voltage and current ratings possible with GTO devices with a 
lower gate current could produce a nearly ideal device for many applications. Unfortunately 
the MCT has not yet realised it's full potential, with devices oft n having limited voltage and 
current capability, and in some examples, relatively difficult gating requi rem nl . 
Development in MCT technology is ongoing and recent developments in n-channel devices 
could see an expansion in market for this device. 
6.2.4 Power Diodes 
The discussion of semiconductor devices has to be incomplete without mentioning power 
diodes. In a circuit based on any of the above devices it is virtually impo ible to cape the 
use of a suitable power diode. As the current, voltage and switching peed ontinuou ly 
increase, then the diodes have to follow suit. III many ca e the diod technology ha 11 lually 
fallen behind that of the switching device. This hortfall ha general d all in rease ill the 
development of higher perfonnance diodes. Figure 6.6 how th b ic mi ndu I r 
structure for a power diode. 
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Figure 6.6 : Diode stmcture 
The two main problems encountered are usually found when going from conduction to 
blocking. These are snap-off and dynamic avalanche. Ideal textbook descriptions wit! 
typically show a turn-off response similar to that in figure 6.7. 
Forward Current Blocking Voltage 
1 ~ ~
0 
/ Time 
Conduction 
Voltage 
I" 
\" 
Figure 6.7: Ideal diode reverse recovery 
At turn off the forward current is swept out the device at a given rat.e. This i depend nt on 
the associated switching device. The device can not immediately blo k once the forward 
current reaches zero due to the carriers still present in the junction. The e are removed 
through the presence of a reverse current and natural recombination. Once tlle carri rs have 
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been sufficiently reduced the device will begin to block volts and will then resemble a 
capacitor with an associated displacement current. A net charge will have been removed from 
the junction, given the value Qr. Unfortunately the recovery current does not always 
resemble the waveform shown. If the level of carrier recombination in the junction is too 
high, then snap-off can occur. This is exemplified in figure 6.8. The sudden high rate of 
change of current triggers ringing in the power circuit, with associated EM! and voltage 
stress problems. 
o 
Forward Current 
I 
Conduction 
Voltage 
1 
t" 
Figure 6.8: Diode recovery with snap-off 
TIme 
I" 
Diodes like most semiconductor devices have a natural breakdown v ltage wh re avaIan he 
occurs. Static avalanche is generally familiar from zener diode . In a large power diode, the 
junctions are generally large to provide the blocking voltage and current apability. If the 
commutation speed is too high, then the field will not distribute properly, ausing a high 
electric field across part of the junction. This tran ient field can Ruse avalanch to ur. 
This is referred to as dynamic avalanche. This condition rapidly heal the devi and failure 
will occur. 
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Figure 6.9: Diode undergoing dynamic avalanche 
Time 
Several manufacturers are now providing special diodes for high speed switching 
applications often using special doping techniques to control the lifetime of the carriers. 
Improvements to carrier lifetimes reduce <hr, thereby reducing the problems from nap-off 
and avalanche. 
6.2.6 Conclusions on power devices 
Semiconductor technology is an expanding area, with new materials and new devi e 
structures being developed. The above descriptions provide information on the significant 
devices that are currently available and suitable for a high power inverter. OtJlers do e i t, but 
these are either unsuitable for high power designs, or are variation on Lho de rib d. 
Within a couple of years time the situation could well have hanged. 
Choice of power switch for a new drive will always be decided by 0 I, r liability, em ien y 
and practicality from the devices available at that particular time. 
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6.3 Series Device Operation (Multi-level) 
The cornerstone of all the multi-level topologies is the individual switching of series 
COllilected devices to generate a number of voltage levels. This avoids the difficulties that can 
be encountered when simultaneously switching series devices. 
6.3.1 Static Voltage Sharing for the IGBTs 
Assuming switching does not occur simultaneously 011 series devices, there is still a 
requirement on the designer to ensure voltage balance. In steady state static conditiolls, tJle 
voltage sharing of a series string will be dominated by the leakage current of the devices. 
(The small forward current present when ilie device is in the blocking state). If the devices 
vary in leakage current, ilien sharing will not be achieved. The usual solution is to employ 
resistors across each of ilie devices, which will dominate the sharing provided tJle resistor 
current is designed to be significantly larger ilian tJle leakage current. It should be noted that 
this will result in some additional loss but iliis is not likely to be significant. 
6.3.2 Voltage Sharing in Series Diodes 
The diode clamped structure, when employed with more tJIan three levels, does requir tJtat 
the diodes used to feed current back to tJIe link capacitors have a blocking capability greater 
than tJIe switching devices. In the case of ilie five level inverter liat has be n pre ented, tJIen 
ilie diodes have to block three times ilie voltage of the IGBTs. This is likely to ne e sitat the 
use of series connected diodes. 
The first issue has to be the choice of diode. The commutation of current into liese diodes is 
driven by the switching devices (IGBTs in tJle example ), so lie diode cho 11 has to be 
capable of handling the high dIIdt during switching. The diodes have to be mat hed to lie 
device, and are likely to be the same class of device mat are u ed for anti-parallel diodes. 
Once the diode is selected, me sharing behaviour ha to be exantin d. Thi an b parated 
into static and dynamic sharing. Static sharing as has aIr ady been mentioned is d p nd lit n 
the leakage current, and can be simply controlled lirough the addilion f parall I r si t r . 
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Figure 6.10: Transient voltage sharing in diodes 
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Dynamic sharing is most significant at turn off. Variation of in reverse r ovcry hnrg (Qrr) 
between devices will cause differences in voltage sharing. This is demonstrated in figure 6. 10 
which shows the voltages on two series diodes during a turn-off transient. The di odes used 
were classified as 'ultrafast', and exhibit a very low rever e recovery current which wa not 
identifiable on the current trace. Differences were significant enough to caus a di ffe rence in 
the voltage waveforms for the two diodes. 
Sharing can be improved by the addition of an RC snubber. The pre n e f Lh parallel 
capacitance dominates over the reverse recovery current. The sharing will Lt! r for be 
defined by the tolerance in the capacitors. The resi lor i requir d to limit th urrent when 
the diode turns on. This technique has been used on erie lhyri tors for numb ' r of year . 
6.3.3 Conclusions 
With dynamic sharing of the switching devices unnecessary on n multi-level illv rt r, th · nly 
real sharing problem is in the diodes used to conn ct ba k t the D link nod . i e 
sharing can be enforced reasonably simply with the u e of R nubber. 
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6.4 High Voltage Insulation Considerations 
The recent development of medium voltage drives opens up a wide new field of emerging 
technology. As the voltage rating of the semiconductor components has increased, the system 
implications have increased several fold. The largest impact is in the insulation requirements. 
Insulation breakdown takes several forms that are exemplified in figure 6.11. 
Figure 6.11 : Insulation breakdown modes 
6.4.1 Strike 
The most intuitive insulation factor is the separation of bare condu tor. The latic 
breakdown condition for dry air is 1.2kV/mm. Variation in humidity, ioni ation and voltage 
impulse characteristics require a significantly lower design rating [2]. The arc condition that 
occur during this class of breakdown causes ionisation in the air, thus the breakdown i elf 
supporting (The voltage required to sustain the arc is significantly lower th n the initi al 
voltage). 
6.4.2 Insulation Materials and Dielectric Properties 
With modern chemical processing, the range of in ulation material availabl is impres ive. 
The basic requirement of an insulating material is relatively imple. With tand hi h el tri 
field strength with minimum leakage current. Dielectric materials ar oft 11 u ed, ince they 
provide the maximum insulation properties for a given material thi kJle . 
Dielectric materials polarise under an electric fi eld. The curr nt flow ted with III 
polarisation produces losses in the material. In poor dielectric material th los au 
heating which can result in deterioration of the insulation over a period of time 
6.4.3 Tracking 
Insulation breakdown can occur across the surface f an in ulating material [2]. 
Contamination of the insulation medium along its surface an allow a small leakag current 
to flow. This leakage can result in a conductive layer being d posited ont the insulation. 
Arcing then occurs between the conductive areas, eventually omplete failur 0 urs. The 
production of conductive areas in this way is known a tracking. 
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The process propagates slowly across a surface and failure can occur after a period of time. 
6.4.3 Partial Discharge 
Discharges occur when an electric field exceeds the breakdown voltage. Partial discharges 
are indirect non-sustained discharges that occur in and around insulation. The typical 
example usually quoted [3] is an air bubble within an insulating medium. This is shown in 
figure 6.12. The example can be modelled as a simple capacitive divider, and the equivalent 
circuit is also given in the figure. 
Conductor 
Conductor 
Air Bubble in 
Insulation 
I C Insulation 
I I C bUbble 
I C lnSUIBtlon 
Figure 6.12 : Air bubble in insulating medium 
The high permittivity of the insulation medium means that during a voltage transient, a high 
proportion of the voltage will appear cross the air bubble (Cnsul 11011 being much larger than 
Cbubble), until breakdown occurs. This process can repeat several times through a particular 
transient. The breakdown will be short lived, since the energy is limited t.o that stor d in the 
effective bubble capacitance. Whilst the energy dissipation of a single partial di harge is 
small, it is localised to a very small area. Repetitive breakdown can cau e damage within the 
insulation causing failure after a period of time. 
It is important that materials are manufactured correctly to avoid air bubbles if they ar 1.0 
provide the required insulation. 
Another common form of partial discharge is corona occurring on the lid of machine 
windings set into the stator. Figure 6.13 shows a typical arrangement. During tran i III 
conditions the field distribution around the conductor a it exit the stator re ult in parti al 
discharging. This is visible as corona. The effect is applicable to any ondu tor arrangcllI lit 
with air insulation. 
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Corona 
Discharge 
,.-----due to High 
Electrical 
Stress 
Insulation - - - - - i i i l l l l l i i i l l i i i ~ ~
STATOR 
Figure 6.13 : Corona discharge example 
6.4.4 Machine Considerations 
"-- Electric 
Field Lines 
The area of machine insulation has become topical for high power medium voltag de ign a 
the motor drive market has expanded. Modern fast switching conven r introduce fast 
voltage transients onto the motor winclings, which needs to be addre sed. The two area of 
concern are the dv/dt and the overshoot [4]. 
Most windings can be modelled by an equivalent circuit similar to that hown in figur . 14. 
Inter -turn Turn 
___ ~ ~ c a r = =
I T \ I II I I T \ -=-
Turn to frame Turn 
capacitance inductance 
Figure 6.14: Winding equivalent circuit 
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The basic inductive winding, with the expected series resistance is combined with a capacitor 
network. The distributed nature of the ground capacitance means that due to the propagation 
of the voltage transient is slowed, with the first turn being exposed to significantly higher 
voltages than might normally be expected. This can result in failure of the tum to turn 
insulation. 
The second problem, the overshoot is a consequence of the inverter and the transmission line 
effects of the motor cable. The machine winding voltage can see significant over hoots tl1at 
can exceed twice the switched voltage in certain conditions. 
It should be noted that both these situations are partially mitigated against by the use of a 
multi-level inverter topology with its stepped output waveform. 
6.4.5 Conclusions 
Insulation issues are an essential design criterion for a medium voltage inverter drive 
application. Correct design of the insulation system is likely to be the single largest driving 
force in the practical layout of an inverter for these vohages. 
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6.5 Earthing and EMI 
For medium voltage drives based on VSI configurations, earthing of the converter and the 
motor become extremely important. Failure to approach this correctly will result in curreuls 
circulating around the system, producing higb levels of electromagnetic interference. Failure 
to design around this will produce numerous problems 
6.5.1 Motor Earth Capacitance 
With very few exceptions, all the different types of electrical machine are based on windings 
set in or around a magnetic core. Taking the stator of an induction motor as an example, the 
windings are arranged in slots lining the bore of a laminated steel block. The stator, which is 
fixed inside the casing, can normally be considered to be at earth potential. Because of this 
arrangement there is a distributed capacitance between the windings and the frame. See 
figure 6.14 in the previous section for the equivalent circuit. 
6.5.2 Earth Current Generation 
Any change of potential of a winding within the machine will result in a current being drawn 
to charge the winding to earth capacitance. The typical current path is shown in tll following 
figure. 
AC Supply 
(Transformer/Generator) 
....------11 nve rter 
Figure 6.15 : Earth urrenl 
If the capacitance to frame of the machine i distributed ev nly, then provid d th windin i 
switched symmetrically, then their should be no net curr nt drawn throu h tit nrth palh. Tit 
presence of common mode voltages however will always try t indu urr III in Ih nrth 
path. 
This is one problem with utilising the redundant stale in the wit hill trate y f r D link 
balancing (see chapter five section 5.3). Whil t the vector (+2 , 0, - ) and ( , - , -2 ) ar 
equivalent as far as the fundamental machine current ar 0 11 rn d, there i a d i f ~ ~ ren e ill 
common mode voltage. Switching between the e tat as part of a upa it r b lan iug 
scheme for example does impact on the earth current. 
The design of a strategy to prevent earth current i very parli uIaf 
application. Distances between the inverter to motor, and the zero s qu n 
supply all affect the behaviour of the system. 
t an individual 
i mpedall e f th 
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6.6 Conclusions 
This chapter has provided background information to a wide range of topics that are 
important for the design of a practical high power inverter based on a multi-level topology. 
The information is not exhaustive, and does not constitute a design manual. It should provide 
some interest however, and sense of reality to the discussions in the previous sections. 
The design of a practical multi-level inverter is not a simple task, and cannot be 
underestimated. 
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7.1 Conclusions 
7.1.1 General Conclusions 
Developments within the drive market has seen a steady increa e in onverter power ruling 
over recent years, with interest now being given to medium voltage inverter driv . Mulli-
level inverter topologies are one of the options for this market. Thi the is ha considered tIle 
multi-level inverter both from the functional point of view, and for its uitability to tJli 
application. 
The three different types of inverter that fall into the multi-level ategory were de rib in 
chapter 2. The advantages and disadvantages for each of the cir ui ts w re di u. ed and it 
was concluded that for motor drive applications, the diode lamped topology ffer d 
significant advantages over the H-bridge circuit (in particular tJl lower magn tic omponent 
requirement), and the flying capacitor arrangement (simplicity of ontrol). How v r it wa 
noted that the H Bridge system had already seen commercial exploitation, and th flyillg 
capacitor circuit had seen industrial development. 
Having selected a general circuit topology for investigation, multi -level wit hillg trnl gie 
were then considered. SVM and sub-hannonic modulation strategie were on id red equally 
valid. The later strategy was selected, as there was little previous work r porI d on pm Ij ally 
implementing the strategy with a five level inverter. 
The construction of the three level diode clamped prototype wa pre nled in ha pI r . A 
fully operational system was demonstrated. A modified PWM algorilhm wo propo d to 
improve the transition between the two carrier signal , and tIli was u -fully 
implemented. A novel control system for maintaining neutral point IItr I wh n tIl p it r 
mid-point is not connected to the supply neutral wa al 0 propo cd. Th b i perform. 11 f 
this controller was conftrmed. The chapter COli lud d by u e tin p rstin ron e 
extensions to the neutral point control, by employing I\l harmolli dditioll ,lid bu lampill 
within the modulation strategy. This was confinn d by mnth to ti al analy i. and 
experimentally verified witIl tJle five level inverter. Th three Icv I diad lamp d inv rter is 
now commercially available from companie such a lIlellS and ~ ~ hib _ The w rk h re 
confinned the maturity of this technology. 
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Chapter 5 concluded with an investigation of the neutral point control for the fi ve I vel 
system. The techniques described for the three level inverter were succ fully implement d. 
Again, successful operation was demonstrated, even under sev re tran 'ient ol1diti I1S. 
Chapter 6 described some of the areas for consideration in the de ign of a pro ti 1 inverter. 
Choice of power device is discussed, with practical results presented from te ling of devi 
completed during the project. Other issues are discussed including in ulation, and MC/EMI. 
This chapter provides some practical background to raise some of the i ue Illat occur in 
practical design. 
7.1.2 Final Conclusion 
The final conclusion from this work is that a working five level invert.er cau be built, and 
solutions obtained to overcome any operating difficultie . Operation ha be n demon trated f 
a five level inverter drive, with high performance curr nt control operating from a ill 1 
link. 
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7.2 Areas for future investigation 
Possible areas for future investigation on the prototype inv rter rig con tructed durin this 
project are listed below. 
• Operation of the five level cliode clamped inverter as a sinu oidal r tifi r 
• Sinusoidal rectifier operation into split loads (individuaJ load for pnrale I vel in 
the DC link) 
Areas of work beyond the prototype inverter are as follows. 
• Development of a working inverter at a higher operating vollng and urrent. 
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ALl Introduction 
This appendix provides details from the construction of the two prototype inverters 
investigated during the project. The main emphasis of the project was the power electronics 
and the control strategies that were implemented. The main chapters have described the 
fundamental operation, and contains much of the new work associated with the project. 
The development of hardware and software for the system is predominantly based on classical 
design techniques and the details of this is therefore only given as an appendix. The inclusion 
of this information should allow the hardware to be utilised in other projects to further the 
work documented here. 
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A1.2 Microcontroller System 
The control system of the prototype inverters is based around a Siemens 80C166 
microcontroller [1]. The processor/controller used is supplied on a standard half height rack 
board. To enable connection to the board through the edge connector, and to provide a 
versatile system that could be easily modifiable, a backplaned rack system was designed. 
FigureA1.1 : Photograph of Control Board Rack 
An overview of the final control board arrangement for the five level prototype inverter is 
shown in figure Al.2. 
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PSU 
BOC166 Evaluation Board 
Trip Board 
PWM Board A 
PWM Board B 
PWM Board C 
DC Bus Current Interface 
DC Bus Voltage Interface 
Motor current input board 
Motor speed input board 
Balancer Interface + 
Volta e 
Current 
Transducers 
Voltage 
Transducers 
Balancer 2 
Figure Al.2 : Control boardsjor the five level inverter 
A1.2.1 Modular Rack Control Circuit 
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The functional block diagram of the backplane rack arrangement is shown in the following 
figure. The emphasis in the design of the backplane was to make the arrangement as modular 
as possible from the start so that it could develop freely as the prototype were designed. It 
was decided to mount the gate driver boards within a screened box above the control rack. 
Gate signals were then connected to the devices via coaxial cables. 
The backplane provides connection of digital and analogue ignals between board . It also 
provides a common power bus, with +5V and ± 15V. 
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Figure Al.3 : Backplane arrangemenr 
A1.2.2 Microcontroller Evaluation Board 
204 
Serial Link 
I 
I 
I 
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I 
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I 
The microcontroller board used during the project was an EVA 166. This board includes the 
processor, clock crystal, EPROM boot memory, RAM, memory decode logic and the RS232 
interface. With this arrangement, no other components, other than n power supply, and serial 
connection are required to get the board operational. All processor connections are brought 
out to a 96-way standard rack connector. 
The board connects the reference for the in-built analogue to digital converter on the 
processor to the five volt power rail. It was found that the power rail would fluctuate quite 
significantly during operation, which caused errors in the analogue infonnation captured by 
the processor. Modifications were made to the board to remove this link, and a precision 
reference was connected to provide a stable reference. The board includes a manual switch 
that changes the memory map location of the EPROMs and tile RAM. This enable the user 
program to be downloaded, then executed without the use of the EPROM. In this mode the 
bus settings can be set for maximum processor speed (beyond tJle timing limits of the 
EPROMs). 
The 8OC166 microcontroller includes internal function blocks iliat provide many of the core 
functions of tl1e control system. These include analogue to digital conversion, serial 
communications, counter/timing, and PWM generation. It is the ill built ability of ilie 
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processor to perform the pattern generation that has led to much interest from the drives 
community. 
A1.2.3 Trip Board 
The fIrst board in the system is the trip board. Tbis board provides a central link point for all 
the protective systems built into the control. A functional block diagram of the board is shown 
in the following figure. 
Backplane 
WOG 
Trip A 
OIC 
Trip B 
ON 
Trip C 
Spare 
Enable Out 
Enable In 
: 
: 
: 
: 
: 
: 
: 
: 
WATCHDOG 
logic 
O
Oh 
,..-------- ~ ~ Stop 
4 :p 
L----------t--------:p Reset 
Supply 
Fall 
Figure A1.4 : Trip Board Functional Block Diagram 
The main function of the board is to receive trip signals from tlle back plane, and latch these 
in the event of a trip occurring. The processor board produces an active low output enable 
signal (which through the use of a pull up resistor defaults into the afe tate). Th trip board 
reads this signal in, and outputs a safe enable to the PWM boards which will be disabled once 
a trip is registered. Indication of the particular trip is given through the LEDs mounted on the 
end of the board. 
Resetting of the trip latches is interlocked to the incoming enable system so that a trip cannot 
be cleared until such time as the processor program has stopped the PWM. 'This ensures that 
the correct ramp-up procedures are observed. The trip inputs also interlock back to the reset 
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so that any active trip will prevent resetting. This is an important requirement since the trip 
latches are edge triggered, and could be reset in a fault condition without this interlock. 
1\vo trip conditions are built into this board. The fIrst is a simple stop button arrangement. 
1\vo buttons are present, one on the edge of the board, the other remotely mounted on a small 
box on the desk for easy access. The second trip on the board is a watchdog unit. Each time 
the processor interrupt routine is run a pulse is transmitted on a particular processor pin, 
which is fed to the trip board via the backplane. A timer circuit on the board measures the 
interval between the pulses, and if the gap is too long, indicating a software problem, the trip 
is activated. The trip time is variable, and set by DIP switches. 
An additional trip on the board is fed by a signal from the power supply unit. Thjs indicates 
power fail to the AC supply. The PSU is battery backed up, so the processor uses this signal 
to complete shutdown of the inverter. This provides interlock into the standard emergency 
stop system that shuts off the AC supply. 
A1.2.4 PWM Deadtime and Opto Driver Board 
Three boards were built to perform the PWM interface through to the gate driver boards. Each 
board would accept four signals, and provide eight outputs, arranged as complementary pairs. 
The board introduces timing delays between the complementary pair to avoid shoot through. 
These are independently configured to allow compensation for component toleranc s. The 
block diagram for the board is shown in figure A 1.5. 
Backplane 
-0 
: E ~ ~ ~__ .... _ ~ ~
s:::: 
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:< I - - - ~ ~
Enable .... -a.I g' I-__ ~ ~
> - - - - ~ - - - + + ~ ~(from trip board) I - - - ~ ~
Output 
Stage 
Figure A1.5 : PWM Boarrl Functional Block Diagram 
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PWM signals are taken from the processor via the backplane. The board i capable of 
handling four signals, or one phase of a fIve level inverter. The input signals are sent to a pair 
of tri-state buffers. The enable signal from the trip board controls these, 0 that under fault 
conditions (when the enable signal goes false) all the outputs are turned off. The delays are 
introduced by simple RC circuits with bypass diodes to sele t the appropriate edge. 
The output stage is based on the circuit shown in figure A 1.6. This i a conventional current 
mirror circuit that provides a current drive to an opto-coupler. In this application of th circuit, 
the input transistor is an NPN bipolar transistor, which will turn off when the input goes open 
circuit. The circuit has been shown to provide a reasonable speed of respon e with high noise 
immunity. The circuit in this form is limited in its voltage operating range (nominal +5V), 
since thermal drift can occur due to the temperature dependence of the tran istor gains. 
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This circuit was designed to try to provide a high noise immunity on the signals through to the 
gate drivers, which are mounted remotely. The resistor in the current return path from the 
opto-coupler is in the order of ten ohms to provide an impedance to earth to limit noise pick-
up being injected back into the ground. 
+ VCC (5V) - - - - . - - - - ~ ~ ~
GND 
Figure A1.6 : Generic Current Mirror Output Stage 
The board is connected through to the gate drivers via a 16-way ribbon cabJe with standard 
IDe connectors. Each signal is next to its independent retum signal to avoid cross-talk. 
A1.2.S Gate Driver Board 
Since each IGBT in the power circuit needs it's own driver board, for a five level inverter this 
means 24 boards. Hand building these boards was not an economic use of time on tJle project, 
so standard driver sub-boards were obtained from the sponsoring company. These w capable 
of driving the devices used without any modification or additional circuitry. The only 
requirement for the project was to arrange the power supply and connection to these boards. 
The gate driver board block diagram is shown in figure A 1.7. 
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Figure Al.7 : Gate Driver Board Functional Blo k Diagram 
Each gate-driver needs it's own isolated power supply. Since the prototype inverter that were 
developed during the project were fed from the standard 415V supply, the i olation 
requirement was limited to l000V. This allowed the use of individual tandard witching 
power supply modules (Newport NME0515D). Signal input is via high common mode 
immunity opto-couplers. The output of each gate driver is ollnected to an isolated BN plug 
at the back of the board. 
Three boards were used to provide the required number of gate drivers, and these wer 
enclosed in the screened box mounted above the rack. Input signal are via a ribbon cable 
connected to the PWM board for the particular phase. 
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Al.2.6 DC Bus Current Interface Board 
The DC bus current interface board provides two functions. The board accepts the input 
signals from up to five dc bus transducers and passes these to the backplane where they can 
be accessed by other boards. The board also include over-current trip protection. The block 
diagram for the board is shown in figure A 1.8 
Current Signals 
O/C Trip +4 ~ : : - - - . - - ~ - . . "] 
Trip Level 
Figure A1.8 : DC Bus current board/unetional blo k diagram 
The inputs to the board are via BNC coax connectors. Since the application i an A drive the 
board is arranged to have identical positive and negativ protection. The input R i pre ent 
to prevent spurious tripping, with a time constant of around 5 J..ls. The shield of the input BN 
is connected to the board ground via a lOn resistor to Limit circulating earth currents. 
The trip detection is implemented with standard open collector comparitors operating on the 
±15V supply rails. The output of these are connected together ill a hard wired OR 
arrangement which is level shifted at the output via an opto-coupler. The trip output is passed 
via the backplane to the trip board. 
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Al.2.7 DC Bus Voltage Interface Board 
A similar board to that used for input of the DC bus currents was built to monitor the DC bus 
voltages (the voltages on the DC link capacitors). Trip protection is simplified by only having 
an over-voltage fault. It common practice on a commercial drive to have the under-voltage 
condition as a trip. On the prototype inverters investigated during the project it is often 
helpful to be able to lower the DC link voltage as required, so no under-voltage protection 
was implemented. As the input signal was limited to being positive, the comparitors were 
arranged on the standard +5V rail, and therefore did not need a level shift before interfaci ng 
to trip logic. 
Al.2.8 Voltage and Current Transducer Boards 
Standard Boards were made up for measurement of the DC bus voltages and DC bus currents. 
These were simple boards that provided a mounting arrangement for the particular transducer. 
All the boards were fed via a daisy chain power supply. 
A single board was made up for monitoring of the AC output with two current transducers 
and two voltage transducers. This board was added for the high performance control work 
that was conducted on the five level prototype. 
Al.2.9 AC Current Input Board 
In order for the prototype inverter to be used for vector control, an input board had to be built 
to take in the AC output current signals. This was one of the later boards to be built, and 
benefited from the experience obtained throughout the project. The functional block diagram 
is shown in figure A1.9. 
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Figure AJ.9: AC Input Board Functional Block Diagram 
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The board receives input from current transducers at two BNC coax connectors. These signal 
are then passed through differential amplifiers. This provides the maximum de-coupling of 
the signals, and avoids earth loop problems. The signals are then filtered by a six pole bessel 
filter with a cut-off frequency of 500 Hz. 
The since the inverter is operating with a switching frequency of 1 kHz, in order to achieve a 
high bandwidth in the current control, it is necessary to have a high pole number ftlter 10 
remove switching frequency components. To maximise the respon e a bessel low pas filler 
was used since this offers approximately constant phase change throughout the pa s band. The 
phase error in the input can be compensated for in the controller. 
Once the signals have been filtered, they are offset to suit the proces or analogue input, thell 
passed to a sample and hold unit. The analogue to digital converter on th processor i limited 
to capturing and converting signals sequentiaUy. With the large number of ignals that needed 
to be converted during each cycle, it was not possible to sample all the signals within the 
minimum pulse width to avoid disturbance from switching. By adding a sample and hold to 
the individual signals, all the inputs are sampled simultaneously (triggered by a bit output 
from the processor) and can then be read sequentially. 
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A1.2.10 Speed Input Board 
The motor speed is monitored by a digital incremental encoder. Incorrect isolation of the 
encoder can often result in corruption of the speed information. The ideal situation is to have 
the encoder on a independent power supply with a stage of galvanic isolation between the 
input signal and the processor. This was achieved by having a receiver box for the encoder 
that contained its own mains power supply. Here the signal was converted from differential to 
a current drive output as shown in figure A1.6. Interconnection from the board is via single 
pair twisted and screened cable. The block diagram for the interface box is shown in figure 
A1.lO. 
240V AC - - - - + - ~ ~ I ~ ~ I I~ ~ 5V OV 
m 
Output ::::l A/CW (") Stage 0 0. 
'0 CD 
~ ~ .... 
ro C') 0 
.0 0 
::::l 
Q) ::::l 
(.) CD ro B/CCW (") 
- -
~ ~
Q) 0 
-
::::l c: 
0 
I-
Z 
Figure AJ.I0 : Encoder Interface Box 
The microcontroller includes several general purpose counter/timer blocks. Speed i mea ured 
by counting increment pulses from the encoder over a fixed sample period. The count iJlput is 
software controlled to respond to either positive, negative or bot}, edge. The dire tioll ha t.o 
be decoded and input as a up/down signal. The counter includes a reload register that ClllI be 
used to provide a zero reference if position control is required. This feature wa 1I0t u ed 
during the project. Two different encoders were used during the project, depending 011 which 
motor rig was in use. A 4kW as well as the standard IlkW motor rig were available. The 
11kW used a standard quadrature 2500 pulse plus zero encoder. The 4kW used an encoder 
that produced separate signals for clockwise and counter-clockwise. Similarly the encoder 
produces 2500 pulses with a zero. Both encoders included differential output stllges, allowing 
a common interface box to be used. The quadrature encoder has the advantage of producillg a 
higher resolution when decoded and all the edges counted. 
An interface board was built suitable for interfacing signals from both eJlcoders to the 
processor. This is shown in figure ALII. 
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Figure A1.11 : Speed input board bLock diagram 
Al.2.11 DC Link Voltage Feedback 
Monitoring of DC link voltages is required in order to implement a closed loop control 
strategy. A board was built whilst the three level inverter prototype was being investigated. 
This was simply four amplifiers to scale the input obtained from the voltage interface board 
(section A1.2.7) and add the required offset (nonnally zero). The resulting signal was 
captured by a sample and hold unit for sampling by the processor. This board wa used to 
implement neutral point control on the three level inverter. 
Al.2.l2 Balancer Interface and Neutral Point Feedback 
In order to achieve voltage balancing on the DC link of the five level inv rter, external 
switching circuits were added. This board was added to provide an interface point. With the 
external circuits providing balancing of the upper and lower capacitor pairs, it wa not 
necessary to read all four capacitor voltages. The processor only needed to read the sum of tile 
upper and lower capacitor pairs. This was done in analogue circuitry on the board, reducing 
the processor overhead. The circuitry for this part was a simple op-amp Cif uit with a sample 
and hold IC at the output. 
Two interfacing signals were required by the balancer circuHs. The first was a synchronisation 
pulse which locked the switching frequency to that generated by the processor. The second 
was an enable signal to start and stop the switching. The role of these signals will be 
discussed further in section AI.4. The outputs for these signals are current mirror drivers. 
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A1.3 Battery Backed PSU 
Rather than using a standard lab PSU to power the rack, it was decided to add a battery 
backed unit. This would fulfil two roles. In the event of an AC power failure, the processor 
will detect this and turn off the IGBTs safely. Once this failure has occurred, the processor 
will still be running, allowing any history log to be downloaded. 
Al.3.1 Circuit Design Basis 
The main aim in designing the power supply was to maintain the output after a power failure. 
Beyond this requirement, the rest of the design was kept as simple as possible. The critical 
systems that needed maintaining are the processor and gate cards. These parts run from the 
standard +5V supply. Since the controller will trip when the power fails (an auxiliary output 
from the power supply to the trip board is a requirement) the ± 15V rails, which are used for 
the analogue feedback can be left on an unsupported rail. Rectifier capacitance will maintain 
these rails long enough for the controller to have tripped. 
Without AC power the output will be supported by a sealed lead acid battery. The battery 
being recharged whilst the AC power is present. Standard batteries are made for this kind of 
application, being suitable for long term trickle charging on a constant voltage supply. The 
charging current should be limited however for protection. 
Interlock will be included so that the output can only be turned on when the AC power is 
present. 
Al.3.2 Design Detail 
A basic schematic for the circuit is shown ill figure A 1.12. 
The input supply is standard 240V single phase AC. Toroidal transformers are used in the 
PSU to provide isolated LV supplies. One transformer feeds the ±l5V output cir uil, which 
consists of a simple capacitor smoothed rectifier and linear regulator . The second 
transformer feeds the battery support system. From thi s there are four 5V r gulator . 
The power supply is turned on by pressing the momentary action 'ON' button. This bypasse 
the input relay and energises the transformer. The internal power raBs within th P U rapidly 
rise to their normal operating voltage, and tile two relays turn on. Turning on RL I feed the 
PSU once the 'ON' button has been released. The PSU i turned off by pre ing the 
momentary action 'OFF' button that releases the relays, cUlting the power. Turning of RL2 in 
this way disconnects the battery circuit. 
In the event of an AC power failure the output voltage from the second transfonn r rectifier 
will begin to drop rapidly. Once this falls below the battery voltage the diode will allow the 
battery to feed the output. The diodes are arranged so that the batt ry can be charged 
independantly of the output when the supply is healthy and to allow changeover witllout loss 
of output. If the AC power returns whilst tile PSU is still active titis will take over and begin 
to charge the battery again. 
The 5V output regulators are simple switching regulators. The e provide the r gulated output 
voltage from the supported power rail with a high efficiency. This maximise tile operating 
time available when running on the battery. 
Supply status is passed to the trip board from a relay on tile AC input. 
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Figure AJ.12 : Battery Backed PSU 
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AI.4 Balancer Units 
The balancer units described in chapter 5 (see section 4) required the most complex control 
boards of any part of the inverter system. This section will describe the design. 
A1.4.1 Balancer Operation Overview 
The balancers were designed to be virtually stand alone units, just needing the minimum 
reference signals from the main processor rack. They were therefore designed around a 
standard heatsink module onto which would be mounted the power electronics and control 
boards. A photograph of a completed balancer is shown in figure 5.17. 
The balancer control boards have to fulfil a number of roles. 
1. Read in DC link voltages and currents 
2. Voltage loop PI control 
3. Measure inductor current 
4. Current loop PI 
5. Produce PWM synchronised to the processor 
6. Provide voltage error protection 
7. Provide current protection of the inductor 
8. Produce gate drive outputs 
The resulting design to meet these requirements is a combination of digital and analogue 
circuitry. An overview of the general arrangement is shown in figure A 1.13. 
The arrangement includes a special PSU box. This contains a toroidal transfonner and two 
rectifiers with large smoothing capacitors. The two outputs are completely isolated. The 
balancer PSU is fed from the same supply as the battery backed control rack PSu. III the 
event of supply failure occurring the capacitors will maintain the balallcer control board long 
enough for the trip signal to disable the outputs. 
The analogue inputs are through connected so that the signal s from the transducers an be 
connected to the input boards in the rack as normal. 
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Figure A1.13 : Balancer Arrangement 
A 1.4.2 Main Control Board 
217 
The description of the control board will be split down into the ba ic ection. These are tlle 
voltage controller, current controller, PWM generator, Trip generation, trip integrati on and 
enable logic and the power supplies. 
The voltage control is implemented via a conventional op-amp circuit. Thi i h WII in figure 
A 1.14. The inputs are via differential amplifiers to provide ground imp dance. The ~ ~ edba k 
network for the actual PI amplifier were mounted on a DIL component header. This all w 
modifications to be made. Presets are often placed in series with re i tor to allow signal 
gains to be trimmed. The points A and B provide signals to the trip circuit. 
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Figure A1.14 : Voltage Controller Circuit 
A very similar arrangement is used for the current controller. Again the controller is 
implemented as an op-amp circuit. The circuit is shown in figure A1.15. 
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Current Feedback 
Figure A1.15 : Current Controller Circuit 
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The PWM generator is key to the operation of the circuit. The techuique follows the classical 
generation technique by comparing references against a triangle wave. In order to keep signal 
sampling away from switching transients it is preferable to synchronise the balancer 
switching cycle to the processor. A synchronising pulse from the processor is used to toggle a 
JK flip-flop. This controls an analogue switch on the input of an integrator. By switching the 
integration reference between positive and negative references a triangle wave is produced. 
By trimming the integrator to saturate at the end of a half period (saturation defined by the 
back to back diodes across the integration capacitor) then the triangle wave will be protected 
from integrator drift. In this case the triangle wave is ± lOV. The selection of op-amp for this 
integrator is important since the output skew rate is very important in this application. The 
circuit for the PWM generation is shown in figure Al.16. The actual pulse patterns are 
generated by comparing a pair of offset references against the triangle wave. The offsets 
control the time spent in the current circulation states for safe commutation. This was 
described in section 5.4.3. 
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Protection is provided for the inductor current (point C) and the difference in voltage on the 
two capacitors (points A,B). These conditions produce a local trip 011 the balancer. The trip 
latches are automatically cleared at power up. The trip circuits are shown in figure A 1.17 . 
.1SV • SV 
A 
B 
Trip 
. 1SV 
c----t--i 
-l SV 
.SV 
Figure A1.17 : Protection Circuit 
The on board trips are integrated with the incoming enable signal to control the output ignals 
to the gate drivers. To ensure correct start up the outputs are only enabled with the first 
synchronisation pulse. The circuit for this is shown in figure A 1.18. 
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Figure A1.18 : Trip Integration and Enable Logic Circuit 
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Al.4.3 Gate Board and Current Feedback 
The second board for the balancer, which is mounted on the back of the unit provides support 
for four gate driver boards, with their associated isolation power supplies, and a current 
transducer for feedback of the inductor current. A block diagram of the board is shown in 
figure A1.19. 
'E Ron 
.. ~ ~0 
'" 
CD 
c ~ ~.. 
~ ~ 0 
E ~ ~
e 
... 
Ron 
.15V 
eT 
· 15V 
Figure Al.19: Gate andfeedback board block diag ram 
Connections to the IGBTs are made by short lengths of coaxial cable. The inter onnection to 
the main board is via 16 way !DC terminated ribbon cable. 
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A1.S Software Methodology 
An overview diagram of the software is shown in figure A 1.20. The softwar for controlling 
the drive is written in C and compiled for downloading to the proce or. Th r ar nlial 
two parallel tasks in operation on the processor. As with any program the top lev I to k i 
the 'mainO' function. This is the controlling level that communicates to the u r via a serial 
link, and activates the PWM. The PWM is generated by a backgroulld fun tion aBed 
'PWM_coutineO'. This function is executed in response to an interrupt from an internal tim r. 
Serial 
Link 
Reset 
main() 
_J 
Figure Al.20: oftware 
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Once the interrupt occurs this function lak onte I, and 111 uti n f 'moin(' is 
suspended. The PWM routine timing is critical, and a u h tak hi h sI pri rity I v 1. 
Because of this the serial communication ha b n I fl P n 10 p. Th b ndwidth r lh 
serial link was not a concern, so an open loop t hniqu i quit ati ( t ry. ill tl, PWM 
routine is called in response to an interrupt it can n ither a pt n r r turn vorinbl . B nu 
of this it is necessary to pass all data required by the routin in the ~ ~ rm fIb I vnrinbl . 
All the software associated with control teat gie and pul tilll in lud d 
within the single function. Function calls lO other fUll ti n h ve b 11 r ibl 
to keep execution time to a minimum. 
Each time the interrupt routine is called the PWM timer 
were calculated during the previous cycle. This i th fir t ta k lh rutin 
the timers are loaded within the minimum pul e gap (wit r no wit hill 
can then begin the process of calculating the wit fling tim frill 11 Xl 
Complex mathematical functions are generated by UI u 
inverter control did not require many complex tabl 
routines. For the five level inverter however, wh re th nte I w In r 
vector control) the tables were built up on the alld ill lud d < 
sotware. 
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A1.6 Software Listings 
Software listings have been included for reference. These are the versions used on the final three level and five level prototype inverters. 
Al.6.1 Software for the Three Level Inverter 
3 LEVEL I ~ ~ R T E R R DRIVE PROGRAM BASIC OPEN LOOP V/F DRIVE 
Re-route of pwm signals and fi x half modulation max 
tpragma debug 
tpragma code 
'include <stdio.h> 
'include <math . h> 
'include <reg166.h> 
'include <intrins . h> 
tdefine PWM-HALF_ PERIOD 1250 
tdefine PI 3 . 141592654 
tdefine WOGO 0 
'define WORST 1 
DEFINITIONS 
// To give 1 khz Asywmetric 2kHz LOOP 
SIT ACCESS DEFINITIONS 
sbit O U T 1 A ~ P 2 ' 0 ; ;
sbit O U T 1 B ~ P 2 ' ' ; ;
sbit O U T 1 C ~ P 2 ' ' ; ;
sbit O U T 1 D ~ P 2 ' ' ; ;
sbit O U T 2 A ~ P 2 ' 4 ; ;
sbit O U T 2 B ~ P 2 ' ' ; ;
sbit OUT2C=P2'6 ; 
sbit O U T 2 D ~ P 2 ' 7 ; ;
sbit O U T 3 A ~ P 2 ' ' ; ;
sbit OUT3B=P2'9; 
sbit O U T 3 C ~ P 2 ' 1 0 ; ;
sbit O U T 3 D ~ P 2 ' 1 1 ; ;
sbit E N A B L E ~ P 2 ' 1 1 ; ;
sbit W A T C H D O G ~ P 2 ' 1 1 ; ;
sbit S Y N C H ~ P 2 A 1 1 ; ;
// ACTIVE LOW SIGNAL !! 
GLOBAL VARIABLES 
int idata rise_ fall ; 1/ indicate rising or falling for asymmetric PWM 
// 1 ~ ~ rise , 0 ~ ~ fall. 
unsigned char sine_ array[500] ; // Sine table 0 - 90 degrees 
int data_ array[5] [500] ; /1 Array for storing data 
int idata PWM-times[12] ; 
int idata AD_ offset[10] ; 
int idata P ~ a n g l l ; ;
int idata fdemand; 
int idata fstep; 
int idata mag i 
int idata ramp_ u; 
int idata ramp_ d ; 
int idata loop; 
int idata v_ over_ f ; 
int idata slow_ control ; 
int idata neutral-point_ error; 
int idata capture_ count ; 
int idata capture-p€riod; 
int idata npc_ output ; 
int idata parameter[50]; 
1* 
1/ AID Converter Offsets 
II PWM reference angle 
/1 Frequency Demand set by user 
// Controls actual frequency 
// Controls magnetude/modulation 
1I Controls the ramp rate 
1/ Controls the control loop 
// Vlf ratio variable 0-10 
/1 time variable for slow control 
// Error voltage for neutral point 
II counter for data capture 
/1 output of neutral point control 
1/ parameter values 
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char *channel_ name[5]= 
"Veapl ", 
· Vcap2 - , 
"NPC output ", 
"Frequency " , 
" NULL" 
} ; 
void set_ comms(void) 
P31=Ox 0400 ; 
DP31=Ox 0400 ; 
DP3&=Ox f7ff ; 
P3 1= OxOlOO 
DP3 I=O xOlOO 
DP3 &=O xFDFF 
SlTIC =Ox80 ; 
SlRIC =O x OO ; 
SlBG =Ox40 ; 
SlCON = Ox BOll ; 
void configure_ PWM(void) 
Value 
Data Capture Sample period 
Neutral Point Control nth multiplier 
.,," n-lth multiplier 
.... divisor 
Neutral Point Offset Demand 
Neutral Point Control Active 
Neutral Point s a r r ~ l e e freq divider 
voltage boost minimum limit 
deceleration limiter 
balancer test active 
balancer test amplitude 
FUNCTIONS 
1* Sets up for the front end */ 
TOIC=Ox77 ; 1/ level 13 . group 3 . interrupt enabled 
T01CON=O x OOOO ; // 2.5 Mhz Counter Mode 
TOREL=-PWM-HALF_ PERIOD ; 
TO=-PWM-HALF_ PERIOD; 
P2=O x OOOO ; 
ENABLE=l ; 
WATCHDOG=WDRST ; 11 Start in Reset State 
SYNCH=l ; 
DP2=OxFFFF ; II set up outputs 
CCMO=O x 5555 ; 
CCM1=O x 5555 ; 
CCM2=O x 5555 ; /1 set to mode compare 
CCOIE=O ; 1/ Turn of compare interrupts 
CClIE=O ; 
CC2IE=0 ; 
CC3IE=0 ; 
CC4IE=0 ; 
CC5IE=O ; 
CC6IE=0 ; 
CC7IE=0 ; 
CCBIE=O ; 
CC9IE=O ; 
CC10IE=0 ; 
CC11IE=0 ; 
mag=O ; 
fstep=O ; 
PiiM_ angle=O ; 
void initialise-parameters(void) 
ramp_ u=200 ; 
ramp_ d=200 ; 
v_ over_ f=10 ; 
parameter [0] =0 ; 
parameter [1] =100 ; 
parameter [2] =40 ; 
parameter[3]=20 ; 
parameter[4]=0 ; 
parameter[S]=O; 
parameter[6]=5 ; 
parameter [7]=2 ; 
parameter [B]=3 ; 
parameter[10]=0 ; 
parameter[11]=20 ; 
void generate_ sine_ array(void) 
int i; 
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for (i=D ; i<5DD ; i++) 
sine_ array[iJ=255 - (sin(PI*i/100D)+ (sin(3*PI*i/10DO)/9 . D» ; 
} 
int int_ sine(int angle) 
int quadrant ; 
int relative ; 
quadrant=angle/500; 
relative=angle%5DO ; 
switch (quadrant) 
{ 
case 0 : 
return sine_ array[relative] ; 
case 1 : 
return sine_array (499-relativeJ ; 
case 2 : 
return -sine_ array[relative) ; 
case 3 : 
return -sine_ array [4 99- relativeJ ; 
return 0 ; 
void start_PWM(void) 
PWM_ tirnes(DJ=D ; 
PWM.....times [lJ =0 ; 
PWILtimes[2J=0 ; 
PWM_ times [3 J =0 ; 
PWM.....times[4J=0 ; 
PWM.....tirnes [5J =0 ; 
PWM_ tirnes [6J =0 ; 
PWM.....times [7 J =0 ; 
PWILti.mes (8J =0 ; 
PWM.....times (9J =0 ; 
PWM.....times(10J=0 ; 
PWM_ tirnes(11J=0 ; 
CCO=O ; 
CC1=O ; 
CC2=O ; 
CC3=0 ; 
CC4=0 ; 
CC5=0 ; 
CC6=0 ; 
CC7=O ; 
CC8=D ; 
CC9=0 ; 
CC10=0 ; 
CCll=O ; 
OUTIA=O ; 
OUTlB=D ; 
OUTlC=D; 
OUTlO=O ; 
OUT2A=D ; 
OUT2B=D ; 
OUT2C=D ; 
OUT20=D ; 
OUT3A=D ; 
OUT3B=O ; 
OUT3C=D ; 
OUT30=D ; 
rise_ fall=l ; 
PWILangle=D ; 
fstep=D ; 
loop=O ; 
II Start at zero speed 
npc_ output=O ; 
neutral-point_ error=O ; 
slow_ control=parameter(6 J -2 ; 
TO=-PWM-fiALF_PERIOO ; 
TOR=l ; II Start PWM timer 
ENABLE=O ; 
WATCHOOG=WDGO; 
SYNCH=l ; 
capture_ count=O ; 
captu r e-Period=O ; 
void stop_ PWM(void ) 
TOR=D ; II Stop PWM timer 
ENABLE=l ; 
WATCHDOG=WORST ; 
OUTlA=O ; 
OUTlB=O ; 
OUTlC=O ; 
OUTlD=O ; 
OUT2A=0 ; 
OUT2B=O ; 
OUT2C=0 ; 
OUT2D=0 ; 
OUT3A=0 ; 
OUT3B=0 ; 
OUT3C=0 ; 
OUT30=D ; 
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SYNCH=l ; 
INTERRUPT FUNCTIONS 
void PWM-routine(void) interrupt Ox20 using PWM-registers 
int mod_ wave_ value [ 3 ) ; 
int phase_ a ngle[3) ; 
int t imes[4 ) ; 
int level; 
int voltages[2) ; 
int t e mp; 
WATCHDOG=WDRST; 
S YNCH =O; 
II load timers with values as calculated in la s t half cycl e 
CCO =PWM_ time s [O) ; 
C C 1 = P ~ t i m e s [ 1 1 ; ;
C C 2 = P ~ t i m e s [ 2 2 ; ;
CC3=PWM-times[3) ; 
C C 4 = P ~ t i m e s [ 4 4 ; ;
CCS=PWM-times[S); 
C C 6 = = ~ t t m e s [ 0 ) ; ;
C C 7 = P ~ t i m e s [ 1 ) ; ;
CC8=PWM-times[2] ; 
C C 9 = P ~ t i m e s [ 3 3 ; ;
CCIO=PWM-t imes[4) ; 
CC11=PWM-times[S]; 
WATCHDOG=WDGO ; 
SYNCH=l ; 
ADCON=B; 
ADST=l ; 
while (ADBSY==l) 
/ 
_ nop_ () ; IIDELAY 
] 
ADCON=7 ; 
ADST=l; 
v oltages [O)=ADDAT ; 
voltages[0 ) &=Ox03FF; 
voltages[O]=voltages [O) -AD_offset [ B) ; 
wh ile (ADBSY==l ) 
/ 
_ nop_ () ; IIDELAY 
) 
voltages [l]=ADDAT ; 
voltages [1) &=O x 03FF; 
v o l t ages [1]=volt ages[1)-AD_ offset[7) ; 
if (parameter [lO] >O) 
{ 
parameter[lO]++ ; 
if (parameter [10)<8000 ) parameter[4)=parameter[11) ; 
e l se if (paramet er [10»16000 ) 
parameter [4) =0 ; 
parameter [10) =0 ; 
else parameter[4]=-parameter[11] ; 
II Control Stage 
slo w_ c ontrol++ i 
if (slow_ control==parameter [6) 
/ 
) 
temp=-parameter[2]*neutral-point_ error ; 
neutral-point_ error=voltages [ 1 ] -voltages [0)-parameter[4) ; 
temp=parameter [ l)*neutral-point_ error; 
temp=temp/parameter[3] ; 
npc_ output=npc_ out put+te mp; 
slo w_ control= O; 
if (npc_ output>2S0) npc_ output=2S 0 ; 
if (npc_ output<-2S0 ) npc_ output=-2S0 ; 
if (parameter [S) !=O ) npc_ output=O ; 
if «(fdemand>fstep)&&(fstep>=O» I I «fdemand<fstep )&&(fstep<=O») 
/ 
if (loop>=ramp_ u ) 
/ 
if(fdemand>fstep)fstep++; 
else fstep-- ; 
loop=O ; 
e lse 
looP++ i 
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else if «( fdemand<fstep)&&(fstep>O» 1 1 «fdemand>fstep)&&(fstep<O») 
if (loop>=ramp_ d) 
( 
if (fdemand>fstep) fsteptt ; 
else fstep- -; 
loop=O ; 
else 
loop++ ; 
else 
loop=O ; 
I 
if (fstep>500) fstep=500 ; 
if (fstep<-50o) fstep=-500 ; 
mag=fstep*v_ over_ f/51 ; 
if (mag<O) mag=-mag ; 
if (mag<parameter[7]) mag=parameter[7] ; 
if (mag>98) mag=98 ; 
II Calculate switching times 
phase_ angle [0] =PWM_ angle ; 
phase_ angle [1]=PWM-angle-6666 ; 
if (phase_ angle [1] <0) phase_ angle [1] =phase_ angle [1] +20000 ; 
phase_ angle [2]=PWMLangle-13333; 
if (phase_ angle [2] <0) phase_ angle [2]=phase_ angle[2] t20000 ; 
m o o w a v e _ v v l u e [ 0 ] = ( m a g * i n n _ s i n e ( p h a s s _ a n g l e [ 0 ] / 1 0 ) / 2 0 ) + n p p _ o u t p u t t
m o o w a v v _ v a l u e [ 1 ] = ( m a g * i n n _ s i n e ( p h a s s _ a n g l e [ 1 ] / 1 0 ) / 2 0 ) + n p p _ o u t p u t t
m o ~ w a v v _ v a l u e [ 2 ] = ( m a g . i n n _ s i n e ( p h a s s _ a n g l e [ 2 ] / 1 0 ) / 2 0 ) + n p p _ o u t p u t t
11 Phase 1 calculation 
if ( m o ~ w a v v _ v a l u e [ O ] > - l ) )
{ 
times[O]=mod_ wave_ valu e [O] ; 
times[1]=1250 ; 
else if ( m o ~ w a v v _ v a l u e [ O ] < O ) )
times[O]=O ; 
t i m e 9 [ 1 ] = 1 2 5 0 + m o ~ w a v v _ v a l u u [ O O ; ;
if (rise_ fall==O ) 
{ 1I Falling Edge 
else 
if (times[0]>24 && times[0]<1225 && CCO ! =O ) 
{ 
PWM-times[O]=-PWM-HALF_ PERIOD+times[O] ; 
else if (times[0]<25 && CCO ! =O ) 
P P L t i m e s [ 0 ] = - 1 2 2 2 ; ;
else if (times[0]<25 && CCo==o) 
{ 
PWM-times[o ]=o ; 
else if (times[0]>24 && times[0]<1225 && CCO==O) 
{ 
P W M - t i m e s [ O ] = - P W M L - ~ ~ _ P E R I O D + t i m e s [ O O ; ;
CCO=-25 ; 
else if (times[0]>1224) 
( 
PWM-times[o]=l ; 
if (times[1]>24 && times[1]<1225 && CCl !=O) 
{ 
PWM-t imes[l]=-PWM-HALF_ PERIOD+times[l] ; 
else if (times[1]<25 && CCl ! =O ) 
PWM_ times[1]=-1224 ; 
else if (times[1]<25 && CCl==O) 
PWMLtimes[l]=O ; 
else if (times[1]>24 && times[1]<1225 && CCl==O) 
{ 
PWM_ times [ l] =-PWM-HALF-YERIOD+times[l] ; 
CCl=- 25 ; 
else if (times[1]>1224) 
PWM-times[l]=l ; 
II Rising Edge 
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if (times[OJ>24 && tirnes[0)<1225 && CCO ! =1) 
{ 
PWM-tirnes[O)=-tirnes[OJ ; 
else if (tirnes[OJ>1224 && CCO ! =l 
PWM-tirnes[OJ= - 1224; 
else if (tirnes[0]>1224 && CCO==l) 
PWM-tirnes [OJ=l ; 
else if (times[0]>24 && times[0)<1225 && CCO==l) 
PWM-times[O)=-times[OJ ; 
CCO=-25 ; 
else if (tirnes[O)<25) 
PWM-times (0) =0 ; 
if (times[l J >24 && times[l]<1225 && CC1 ! =1) 
{ 
PWM-times[l]=-times [l] ; 
else if (tirnes[1]>1224 && CC1 ! =1 
{ 
PWM_ times[lJ=-1224 ; 
else if (times[1»1224 && CC1==1) 
{ 
PWM-times[lJ=l; 
else if (tirnes[1]>24 && times[l]<1225 && CC1==i) 
{ 
PWM-times[l)=-times[lJ; 
CC1=-25 ; 
else if (times[1 ] <25) 
PWM-times [1] =0 ; 
)// END OF RISE FALL CONDITION 
// END OF PHASE 1 CALCULATION 
// PHASE 2 CALCULATION 
if ( r n o ~ w a v v _ v a l u u [ l ] ] - l l
times [OJ =mod_ wave_ value[lJ ; 
tirnes[lJ=1250 ; 
else if ( rnod_ wave_ value[lJ<O ) 
times[O]=O ; 
tirnes[lJ=1250+rnod_wave_ value[1) ; 
if (rise_ fall==O) 
{ // Falling Edge 
if (times[0]>24 && times[OJ<1225 && CC2 ! =O ) 
PWM_ tirnes[2J=-PWMLfiALF_ PERIOD+tirnes[OJ ; 
else if (times[O]<25 && CC2 ! =0) 
PWM_ times[2J=-1224 ; 
else if (times [0) <25 && CC2==0) 
PWM-times[2)=O ; 
else if (times[O]>24 && times[0]<1225 && CC2==O) 
{ 
PWM_ times[2]=-PWM-HALF_ PERIOD+tirnes[O] ; 
CC2=-25 ; 
else if (times[O]>1224) 
PWM-times[2]=1 ; 
if (times[1]>24 && times[1)<1225 && CC3 ! =O) 
{ 
PWM-tirnes[3]=- PWM-HALF_ PERIOD+times[1] ; 
else if (times[1]<25 && CC3 ! =O) 
{ 
PWM-tirnes[3)=- 1 224 ; 
else if (times[1]<25 && CC3==O) 
{ 
PWM-times[3]=O ; 
else if (times[1 ] >24 && tirnes[1)<1225 && CC3==O) 
{ 
PWM-times[3]=-PWM-HALF-YERIOD+times[lJ ; 
CC3=-25 ; 
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else 
else if (times[1»1224) 
{ 
PWM....times [3) =1 ; 
// Rising Edge 
if (times [0» 24 && times[O]<1225 && CC2!=1) 
{ 
PWM....times[2)=-times[O) ; 
else if (times[O»1224 && CC2 ! =1) 
PWM-times[2)=- 1224 ; 
else if (times[O»1224 && CC2==1) 
{ 
PWM-times[2j=1 ; 
else if (times[O j >24 && times[Oj<1225 && CC2==1) 
PWM....times[2j=-times[OJ ; 
CC2=-2S ; 
else if (times [OJ<25 ) 
PWM-times{2J=O ; 
if (times[lJ>24 && times[lJ<1225 && CC3!=1) 
{ 
PWM-times[3)=- times[lJ; 
else if (times[lj>1224 && CC3 !=1) 
PWM....times[3j=-1224 ; 
else if (times{lJ>1224 && CC3==1) 
PWM_ times[3J=1 ; 
else if (times {lJ>24 && times[lJ<1225 && CC3==1) 
{ 
PWM-times{3J=-times[lJ ; 
CC3=- 25 ; 
else if (times{lj<25) 
PWM-times[3)=O ; 
J/I END OF RISE FALL CONDITION 
/1 END OF PHASE 2 CALCULATION 
// PHASE 3 CALCULATION 
if (mod_ wave_ value[2 » -1) 
{ 
times[Oj=mod_ wave_ value[2) ; 
time s [ lJ =1250 ; 
else if (mod_ wave_ value{2) <D) 
time s [O) =O ; 
times [1)=1250+mod_wave_ value [ 2) ; 
if (rise_ fall==O) 
{ // Falling Edge 
if (time s [O»24 && times[O)<1225 && CC4 !=0) 
{ 
PWM....times[4)=- PWM-HALF_ PERIOD+times[O) ; 
else if (times[OJ<25 && CC4!=O) 
PWM_ times[4)=-1224 ; 
else if (times [O) <25 && CC4==0 ) 
{ 
PWM-times [4)=0 ; 
else if (t imes[Oj>24 && times[Oj<1225 && CC4==O) 
{ 
PWM....times[4j=-PWM-HALF-YERIOD+times[OJ ; 
CC4=-25 ; 
e lse if (times [OJ >1224) 
PWM_ times [4) =1 ; 
if (times [1»24 && times[lJ<1225 && CC5 ! =0 ) 
{ 
PWM....times [5J =-PWM-HALF_ PERIOD+times[lJ ; 
else if (times[lJ<25 && CC5 ! =0) 
PWM....times[5j=-1224 ; 
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else 
else if (t imes(lJ<25 && CC5==O) 
{ 
PWloLtirnes(SJ=O ; 
else if (tirnes(lJ>24 && times(lJ<122S && CCS==O) 
{ 
PWM-times[SJ=-PWloLHALF_PERIOD+times(lJ ; 
CCS=-25 ; 
else if (t irnes(lJ >1 224 ) 
{ 
PWJoLt imes (S J =1 ; 
II Rising Edge 
if (t imes(OJ>24 && times(OJ<122S &, CC4 !=1) { , 
PWM-times(4J=-times (OJ ; 
else if (times(OJ>1224 && CC4!=1) 
{ 
PWloLtimes (4J=-1224 ; 
else if (t ime s (OJ>1224 && CC4==1 ) 
PWloLtirnes (4 J =1 ; 
else if (times(OJ>24 && times[OJ<1225 && CC4==1) 
PWloLtimes[4J=-times[0] ; 
CC4=-2S ; 
else if (tirnes(OJ <25) 
PWloLt irne s [ 4 J =0 ; 
if (times(lJ>24 && tirnes(lJ<122S && CCS ! =l) 
{ 
PWloLtirnes[SJ=-tirnes[lJ ; 
else if (tirnes(lJ>1224 && CCS!=l) 
PWloLtimes(SJ=-1224 ; 
else if (tirnes(lJ>1224 && CC5==1) 
( 
PWM-tirnes (SJ -1 ; 
else if (tirnes(lJ>24 && times(lJ<1225 && CCS==l) 
PWloLtimes (5J =-times ( l J ; 
CC5=-25 ; 
else if (times[lJ<25) 
PWloLtimes[5J=0 ; 
III END OF RISE FALL CONDITION 
I I END OF PHASE 3 CALCULATION 
II Data capture 
if (capture_ c ount<500 ) 
( 
if(capture-p€riod>=parameter(OJ) 
{ 
data_ array(OJ (capture_ countJ=voltages(OJ ; 
data_ array(lJ (capture_ countJ=voltages(lJ ; 
data_ array(2J (capture_ countJ=npc_ output ; 
data_ array(3J (capture_ countJ=fstep; 
c apture_ count++ ; 
capture-period=O; 
else 
capture-p€riod++; 
PWM-angle=PWloLangle+fstep ; 
if (PWM-angle> 20000 ) PWloLangle=PWM-angle-20COO ; 
if (PWM-angle<O) PWM-angle=PWloLangle+20000 ; 
if (rise_ fall==l) rise_ f a ll=O ; 
else rise_ fall=l ; 
void main (void) 
{ 
char input ; 
float frequency ; 
float ramp_ rate ; 
MAIN PROGRAM FUNCTION 
II The demand frequency 
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float vfpercent ; 
float tempf ; 
bit PW/oLactive ; 
char status; 
int data_ counter; 
int channel_ valid[S]; 
int i ; 
int param; 
d a t ~ c o u n t e r = S O O ; ;
IEN=l ; 
SYNCH=l ; 
DP2=Ox4000 ; 
set_ comms() ; 
f requency=O ; 
PWl'Lactive=O ; 
status= ' U' ; 
do 
{ 
input=_ getkey() ; 
s witch (input) 
{ 
case (Ox Ol) : 
putchar(status) ; 
break ; 
case (O x02 ): 
scanf( " %f", &frequency) ; 
fdemand=frequency*lO ; 
capture-Period=O ; 
capture_ count=O ; 
break ; 
/ * START UNINITIALISED * / 
/* RETURN MODE *1 
/* SET FREQUENCY D ~ ~ D D */ 
case (O x03) : /* RETURN FREQUENCY DEMAND *1 
printf( " %f ", (float)fdemand/lO.O) ; 
putchar( ' \0 ' ) ; 
break ; 
case (Ox04) : 1* RETURN ACTUAL FREQUENCY *1 
printf("'Sf", (float) fstep/lO.O) ; 
putchar( ' \O ') ; 
break; 
case (OxOS): 1* SET RAMP RATE *1 
s canf( " %f", &ramp_ r ate) ; 
ramp_ u=«float) 200 . 0/ramp_ rate) ; 
if(ramp_ rate>(float)parameter[8])ramp_ rate=(float)parameter[S] ; 
ramp_ d=«float) 200 . 0/ramp_ rate) ; 
break ; 
case (Ox06) : 
if (PWl'Lactive ! =l) 
{ 
) 
PWl'Lactive=l ; 
start_ PWM () ; 
break ; 
case (OxO?): 
if (PWl'Lactive !=O) 
{ 
l 
PWl'Lactive=O ; 
stopYWM () ; 
break ; 
1* START MODUALTION *1 
1* STOP MODULATION *1 
case (Ox OS ) : 1* RETURN MODULATION STATE *1 
if (PW/oLactive) putchar( ' Y' ); 
else putchar( ' N' ) ; 
break ; 
case (Ox09) : /* ADJUST V/F RATIO */ 
scanf (" %f ", &vfpercent) ; 
v_ over_ f=vfpercent/lO ; 
break ; 
case (OxlO): 
fdemand++ ; 
break ; 
case (Oxll) : 
fdemand-- ; 
break ; 
case (Ox20): 
1* STEP F INCREASE *1 
1* STEP F DECREASE */ 
1* Neutral Point Error */ 
printf( " %f ", (float) neutral-point_ error ); 
putchar( ' \O ' ); 
break ; 
/1 AD CONVERTER SET UP ----- OFFSETS AND CALIBRATION 
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case (Ox30) : 
case ( Ox 3l) : 
case (Ox 32) : 
case (Ox33) : 
case (Ox34) : 
case (Ox 35) : 
case (Ox36) : 
case (Ox37) : 
case (Ox 38) : 
case (Ox39) : 
if (status-- ' U') 
( 
int temp, channel ; 
SYNCH-O ; 
channel - input - Ox30; 
_ nop_ O; 
_ nop_ () ; 
SYNCH-l ; 
ADCON=channel ; 
ADST=l; 
while (ADBSY==l) I) ; 
temp=ADDAT ; 
temp&=O x03FF ; 
f* OFFSET *f 
printf( " %f", (float) temp) ; 
putchar (' \0 ' ) ; 
AD_ offset [channel]=temp; 
break ; 
else 
case 
case 
case 
case 
case 
case 
case 
case 
case 
case 
printf ("0.00") ; 
break; 
(O x 40) : 
(Ox4l) : 
(Ox42) : 
(Ox43) : 
(Ox44) : 
(Ox45) : 
(Ox46) : 
(Ox47) : 
(Ox48) : 
(Ox49) : 
if (status==' U' ) 
( 
int temp, channel ; 
SYNCH=O ; 
f* Calibration *f 
channel = input-O x40 ; 
_ nop_O; 
_ nop_() ; 
SYNCH=l ; 
ADCON=channel ; 
ADST=l ; 
while (ADBSY==l) ( ) ; 
temp=ADDAT ; 
temp&=Ox03FF ; 
temp=temp-AO_ offset [channel] ; 
printf ( "'tf", (float) temp) ; 
putchar( ' \O ' ) ; 
break ; 
else 
( 
printf( " O.OO " ) ; 
putchar( ' \O ' ) ; 
break; 
case (OxAO): 
data_ counter =0 ; 
for(i=O ; i<5 ; i++) 
( 
f* INITIATE DATA TRANSFER *f 
printf( " %s ", channel_ name[i]) ; 
putchar( ' \O ') ; 
channel_ valid[i]=strcmp(channel_ name[i] ," NULL"); 
break; 
case (OxAl) : 
if (data_ counter<500) 
{ 
for (i-O ; i<5 ; i++) 
( 
f* TRANSMIT DATA BYTE *f 
if (channel_ valid[i] ! =O) 
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printf( " %d ", data_ array[i] [data_ counter]) ; 
put char ( , \ 0 ' ) ; 
data_ counter++; 
else 
putchar ( , \0 ' ) ; 
break ; 
case (OxA2) : 
capture-period=O ; 
capture_ count=O ; 
break ; 
case (OxA3) : 
if (capture_ count<SOO) 
else putchar (' N' ) ; 
break ; 
case (OxBO): 
scanf( " 'f", &tempf) ; 
param= (int) tempf ; 
1* CAPTURE DATA - I 
II Capture in progress? 
putchar( ' Y' ) ; 
1* Set parameter number *1 
if (param>49) p a r a ~ = 4 4 ; ;
if (param<O) param=O ; 
break ; 
case (O xBl) : 1* Read parameter Value *1 
printf (" 'f ", (float) parameter [param]) ; 
putchar (' \O ' ) ; 
break; 
case (Ox B2) : 1* Write Parameter Value -I 
scanf( " 'f", &tempf) ; 
parameter[pa r am]= ( int)tempf ; 
capture-period=O; 
capture_ count=O ; 
break ; 
case (OxFF) : 
status= ' B' ; 
configure_ PWM() ; 
generate_ sine_ array() ; 
I * INITIALISE * I 
initialise-parameters() ; 
putchar( ' I ' ) ; 1* SEND INITIALISATION COMPLETE "I 
break ; 
] while (1) ; 
return ; 
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Al.6.2 Software for the Five Level Inverter 
5 LEVEL INVERTER DRIVE PROGRAM Vector Drive 
+Neutral point control 
'pragma debug 
' pragma code 
' include <stdio.h> 
'include <roath . h> 
' include <reg166.h> 
' include <intrins.h> 
'include <arrays . c> II Arrays defined rather than built 
' define PWM-HALF_ PERIOD 1250 
,define PWM-HALF-LIMIT 1249 
' define PWM-FULL_ PERIOD 2500 
. define MIN_ HALF_ TlME 35 
,define MAX_ HALF_ TIME 1215 
DEFINITIONS 
II To give 1 khz Asymmetric 2kHz LOOP 
II Minimum pulse width limi ts 
'define PWM-RISING_ OFFSET 33 
. define PWM-FALLING_ OFFSET OxFB3F 
.define PWM-LIMIT_ L OxFB62 
Idef ne PI 3.141592654 
' def ne WDGO 0 
'def ne WORST 1 
1*------------------- BIT ACCESS DEFINITIONS ------------------------*1 
sbit O U T I A = P 2 ~ 0 ; ;
sbit O U T I B = P 2 ~ ~ ; ;
sbit O U T 1 C = P 2 ~ ~ ; ;
sbit O U T 1 D = P 2 ~ ~ ; ;
sbit O U T 2 A = P 2 ~ 4 ; ;
sbit O U T 2 B = P 2 ~ 5 ; ;
sbit O U T 2 C = P 2 ~ ~ ; ;
sbit O U T 2 D = P 2 ~ ~ ; ;
sbit O U I 3 3 c P 2 ~ ~ ; ;
sbit O U I 3 B = P 2 ~ ~ ; ;
sbit O U T 3 C = P 2 ~ 1 1 ; ;
sbit O U T 3 D = P 2 ~ 1 1 ; ;
sbit E N A B L E = P 2 ~ 1 1 ; ;
sbit W A T C H D O G = P 2 ~ 1 3 ; ;
sbit S Y N C H = P 2 ~ 1 1 ; ;
sbit T I M I N G = P 2 ~ 1 1 ; ;
int data_ array [5] [500] ; 
int idata PWM_ times [ 3 ] [ 4] ; 
int idata AD_ offset[lO] ; 
int idata rise_ fall [3] ; 
int idata level[3] ; 
int idata carrier[3] ; 
int idata PWM_ angle ; 
int idata fdemand; 
int idata fstep ; 
int idata ramp_ u ; 
int idata ramp_ d ; 
int idata loop; 
int idata v_ over_ f ; 
int idata speed_ loop ; 
int idata o l ~ s p e e e ; ;
int idata i ~ d e m a n n ; ;
int idata i «-.d ; 
int idata o l ~ s p e e ~ e r r o o ; ;
int idata o l ~ i « - . e r r o o ; ;
int idata o l ~ i ~ e r r o o ; ;
int idata Vdc; 
int idata Yqc ; 
int idata Va; 
int idata Vb; 
long idata offset ; 
II ACTIVE LOW SIGNAL!! 
GLOBAL VARIABLES 
II Array fo r storing data 
II AID Converter Offse ts 
II l=rising edge , O=falling edge 
II Ouptut level for each phase 
II last carrier 
II PWM reference angle 
II Frequency Demand set by user 
II Controls actual frequency 
II Controls the ramp rate 
II Controls the control l oop 
II Vlf ratio variable 0-10 
II q a x is current demand 
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int idata o o ~ V e r r o o : :
int idata delta : 
int idata icp; 
int idata capture_ count : II counter for data captur e 
int idata capture-p€riod: 
int idata parameter[50] : II parameter values 
I -
Para'lleter No Value 
0 
1 
2 
3 
4 
5 
6 
8 
9 
10 
11 
*1 
char * c h a n n e l ~ a m m [ 5 ] = =
"Id" , 
"Iq " , 
"Verror " , 
"Icosphi", 
"Speed " 
) : 
void set_ comms(void) 
P3 \ =O x0400 ; 
DP3 1=Ox0400 ; 
DP3&=Oxf7ff : 
P3 \= OxOlOO 
DP3 \ =O x0100 
DP3 &=O xFDFF 
SlTIC =Ox 80 ; 
SlRIC =OxOO ; 
Data Capture Sample period 
Neutral Point Control nth multiplier 
."n n-lth multiplier 
• •• divisor 
Neutral Point Offset Demand 
Neut r al Point Control Active 
Neutral Point sample freq divider 
voltage boost minimum limit 
deceleration limiter 
q axis limiter 
d axis demand 
FUNCTIONS 
1* Sets up for the front end *1 
SlBG =O x 40 : 
SlCON = Ox8011 : 
void configure-YWM(void) 
TOIC=O x77 : II level 13 , group 3 , interrupt enable d 
TOICON=O x OOOO ; II 2.5 Mhz Counter Mode 
TOREL=-PWM_ HALF_ PERIOD : 
TO=-PWM-HALF-YERIOD : 
P2=O x OOOO : 
ENABLE=l : 
WATCHDOG=WDRST : II Start in Reset State 
SYNCH=l ; 
DP2=OxFFFF : 
CCMO=O x 5555 : 
CCM1=O x5555 ; 
CCM2=Ox5555 ; 
CCOIE=O ; 
CClIE=O ; 
CC2IE=O ; 
CC3IE=O : 
CC4IE=O ; 
CC5IE=O ; 
CC6IE=O ; 
CC7IE=O ; 
CC8IE=O ; 
CC9IE=O ; 
CCIOIE=O ; 
CCllIE=O ; 
fstep=O ; 
PWM-angle=O : 
II set up outputs 
II set to mode 1 compare 
II Turn of compare interrupts 
void configure_ speed_ timer(void) 
T3CON=O x 014B : 
DP3&=OxFFAF ; 
T3R=l ; 
void initialise-parameters(void) 
ramp_ u=200 : 
ramp_ d=200 ; 
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v_ over_ f=10 ; 
parameter[O]=O ; 
parameter[l]=lOO ; 
parameter [2]=40 ; 
parameter [3]=20 ; 
parameter[4]=0; 
parameter[S] =O; 
parameter(6)=S ; 
parameter[7)=2 ; 
parameter [8] =3 ; 
parameter[lO]=280 ; 
parameter[11]=160 ; 
int int-modulation(int angle) 
{ 
int quadrant ; 
int relative ; 
quadrant=angle/SOO ; 
relative=angle%SOO ; 
s witch (quadrant) 
case 0: 
return modulation_ array[relative] ; 
case 1: 
return -modulation_ array[499-relative) ; 
case 2 : 
return -modulation_ array[relativeJ ; 
case 3 : 
return modul ation_ array[499-relativeJ; 
return 0 ; 
int int_ c o sine(int angle) 
int quadrant ; 
int relative ; 
quadrant=angle/SOO ; 
relative=angle%SOO ; 
switch (quadrant) 
case 0: 
return cosine_ array[relativeJ ; 
case 1: 
return - cosine_ array[499 - relative] ; 
case 2: 
return -cosine_ array[ re1ativeJ ; 
case 3 : 
return c os i ne_ array[499-relative] ; 
return 0 ; 
int int_ s ine(int angle ) 
( 
int.. quadrant ; 
int relative ; 
quadrant=angle/SOO ; 
relative=angle%SOO ; 
switch (quadrant) 
case 0 : 
return cosine_ array[499-relative] ; 
case 1 : 
return cosine_ array[relativeJ ; 
case 2 : 
return -cosine_ array[499-relativeJ ; 
case 3 : 
return -cosine_ array[relative ] ; 
return 0 ; 
void start_ PWM(void ) 
int *capcom; 
capc om=OxFE80 ; 
PW/oLtimes [0] [OJ=O ; 
PW/oLtimes[O] [1] =0 ; 
PW/oLtimes[O] [2J =0 ; 
PW/oLtimes[O] [3] =0 ; 
PW/oLtimes[l] [0] =0 ; 
PW/oLtimes [1] [1] =0 ; 
PW/oLtimes[l] [2]=0 ; 
PW/oLtimes [ l] [3] =0 ; 
PW/oLtimes[2] [0]=0 ; 
PW/oLtimes[2] [1]=0 ; 
PW/oLtimes[2] [2] =0 ; 
PW/oLtimes[2] [3]=0 ; 
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c a p c o m [ O ] ~ O ; ;
c a p c o m [ l ] ~ ~ ; ;
c a p c o m [ 2 ] ~ 0 ; ;
c a p c o m [ 3 ] ~ 0 ; ;
capcom [4] =0 ; 
capcom[5 ]=0 ; 
capcom [ 6]=0; 
capcom[7] =0; 
capcom[8] =0 ; 
capcom [ 9]=O ; 
capcom [10] =0 ; 
capcom [11] =0 ; 
OUTlA=O ; 
OUTlB=O ; 
OUTlC=O ; 
OUTlD=O ; 
OUT2A=0 ; 
OUT2B=0 ; 
OUT2C=0 ; 
OUT2D=0 ; 
O U T 3 A ~ ~ ; ;
OUT3B=O ; 
OUT3C=0 ; 
OUT3D=O ; 
rise_ faU[O]=l 
rise_ fall[l]=l 
rise_ fal1[2]=1 
level[O]=4 
level[l]=4 
level[2]=4 
carrier[O ]=3 ; 
carrier[1 ] =3 ; 
carrier[2] =3 ; 
PW!-Langle=O; 
fstep=O ; 
loop=O ; 
fdemand=O ; 
speecLloop=O ; 
old_ speed=O; 
olcLspeed_ error= O; 
T3=0; 
Vdc=O ; 
V q c ~ O ; ;
// Start at zero speed 
olcLid_ error=O ; 
olcLi'L-error=O; 
i'L-oemand=O ; 
i 'L-d=O; 
offset=O ; 
olcLVerror=O ; 
delta=O ; 
iCp=O ; 
TO=- PWM-HALF_ PERIOD ; 
TOR=l ; // Start PWM timer 
ENABLE=O ; 
WATCHDOG=WDGO; 
S Y N C H ~ ~ ; ;
capture_ count=O ; 
capture-period=O; 
void stop_ PWM(void) 
TOR=O ; // Stop PWM timer 
ENABLE=l ; 
WATCHDOG=WDRST ; 
OUTIA=O ; 
OUTlB=O ; 
OUTlC=O ; 
OUTlD=O ; 
OU T2A=0; 
OUT2B=0 ; 
OUT2C=0 ; 
OUT2D=0 ; 
OU13A=O ; 
OU13B=O ; 
OU13C=O ; 
OU13D=O ; 
SYNCH=l ; 
INTERRUPT FUNCTION S 
void PW!-Lroutine(void) i nt errupt Ox 20 u sing PWM-registers 
int mod_ wave_ value[3) ; 
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int m o ~ c l a m p e d ( 3 3 ; ;
int m o ~ d i f f [ 3 3 ; ;
int phase_ angle(3) ; 
int theta ; 
int vector_ e ; 
int times(4) ; 
int voltages(2) ; 
int temp; 
int ii 
int phase ; 
int new_ carrier(3) ; 
int new_ level[3] ; 
int update[3] [4] ; 
int *capcomi 
int Ia, Ib , Id , Iq, Ialpha , Ibeta ; 
int Vd , Vq ; 
int error; 
long Idcalc , Iqcalc, demand; 
long Icosphi , ltemp; 
int amplitude ; 
int alpha , beta ; 
int speed ; 
int i ~ d e m a n n ; ;
int Verror; 
WATCHDOG=WDRST ; 
SYNCH=D ; 
capcom=DxFEBD ; 
II load timers with values as calculated in last half cycle 
c a p c o m [ D ] = P ~ t i m e s [ D ] ] (0) ; 
capcom[l]=PWH-times[O] [1] ; 
capcom[2] =PWH-time s [D) [2] ; 
capcom(3) =PWH-times [OJ [3] ; 
capcom[4]=PWH-times[l) [D) ; 
capcom[S]=PWH-times[l] [1] ; 
c a p c o m [ 6 ] = P W H - t L ~ e s [ 1 ] ] [2] ; 
capcom[7) =PWH-times [1 ) [3] ; 
c a p c o m [ 8 ] = P W H - t L ~ e s [ 2 ] ] [DJ ; 
capcom[9J=PWH-times[2] [1] ; 
capcom[lDJ=PWH-times[2J [2] ; 
capcom[ll]=PWH-times[2J [3) ; 
WATCHDOG=WDGO; 
S Y N C H ~ ~ ; ;
TIMING=l ; 
II Insert wa it period while capture occurs on the sample/hold IC's 
II using dummy aid capture 
ADCON=D ; 
ADST=l ; 
i f ( s p e e ~ l o o p > = 9 ) )
{ 
speed=T3 ; 
speed=(speed* B)/2D ; 
T3=D ; 
s p e e ~ l l o p = = ; ;
erro r=fdemand-speed; II normalised to Hz • lD 
d e m a n d = ( l o n g ) i ~ d + « l o n g ) 4 D ' e r r o r ) - « l o n g ) 3 B * o l ~ s p e e ~ e r r o r ) ; ;
II Slow overshoot control 
I l d e m a n d d ( ( o n n ) i ~ d + + l o n n ) 1 7 D * e r r o r ) - « « o n n ) l S 6 * o l l _ s p e e ~ e r r o o ) ; ;
II Fast control 
o l ~ s p e e e _ e r r o r = e r r o o ; ;
temp=parameter[lDJ*lD ; 
if (demand>temp) demand=temp ; 
if (demand<-temp) demand=-temp; 
Ilif (speed>D && demand<D) demand=O ; 
Ilif(speed<D && demand>D) demand=D ; 
i ~ d = d d m a n n ; ;
i ~ d e m a n d = d e m a n d / l l ; ;
o o ~ s p e e e = s p e e e ; ;
else 
s p e e d = o l ~ s p e e e ; ;
s p e e ~ l o o p + + ; ;
while (ADBSY==l) _ nop_ () ; II Finish delay for sample and hold IC ' s 
II Sample AID for real 
ADCON=D ; 
ADST=l; 
_ nop_ O 
_ nop_ O 
_ nop_ () 
while (ADBSY==l) _ nop_ () ; 
Ia=ADDAT ; 
Ia&=O x03FF ; 
Ia=Ia-AD_ offset[O] ; 
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A D C O N ~ ~ ; ;
A D S T ~ ~ ; ;
// Ib 
I a l p h a ~ ( ( * * a ) / / ; ;
lbeta=+(52*Ia)/60 ; 
// 'alpha ' axis current 
1/ 'a' component of fbe ta l a x is current 
t e m p ~ P ~ a n g l e - ( f s t e p * l O ) / / ; ; // create reference angle for trig functions 
if (temp<O) temp=temp+20000 ; 
if (temp>=20000) temp=temp-20000 ; 
t e m p ~ t e m p / 1 1 ; ;
I d c a l c ~ ( l o n g ) I a l p h a · i n n _ c o s i n e ( t e m p p ; ;
dq 
Iqcalc=(long)-Ialphawint_ sine(temp) ; 
1/ calculate ' alpha ' components to 
while ( A D B S Y ~ = l ) ) _ nop_ (); 
Ib=ADDAT; 
// wait for Ib c onversion to occur 
I b & ~ ~ x 0 3 F F ; ;
I b ~ I b - A A _ o f f s e e [ l l ; ;
A D C O N ~ ~ ; ;
A D S T ~ ~ ; ;
Ibeta=Ibeta+«52*Ib)/30) ; /1 Finish the ' beta' calc . 
I d c a l c ~ ( l o n g ) I d c a l c + ( l o n g ) I b e t a · i n n _ s i n e ( t t m p p ; ; II finish dq calulations 
I q c a l c ~ ( l o n g ) I q c a l c + ( l o n g ) I b e t a * i n n _ c o s i n e ( t e m p p ; ;
Id=(long) Idcalc/256; 
I q ~ ( l o n g ) I q c a l c / 2 5 5 ; ;
// Rescale due to integer trig functions . 
// D axis current control 
if(fstep>400) 
{ 
/1 Field Weakening 
d d m a n d = ( l o n g ) p a r a ~ e t e r [ 1 1 ) W W l o n g ) 4 0 0 / f s t e e ; ;
i i _ d e m a n d ~ d e m a n n ; ;
else if (fstep<-400) 
( 
else 
d e m a n d ~ ( l o n g ) p a r a m e t e r [ 1 1 ) * ( l c n g ) 4 0 0 / - f s t e e ; ;
i ~ d e m a n d = d e m a n n ; ;
id_ demand=parameter[lll; 
e r r o r = i ~ d d m a n d - I d ; ;
d e m a n d = ( l o n g ) V d c + ( l l * e r r o r ) - ( 9 * o l ~ i i _ e r r o r r ; ;
o l ~ i i _ e r r o r ~ e r r o o ; ;
if (demand>5550) demand=5550 ; 
if (demand<-5550) d e m a n d d - 5 5 5 0 ; ;
Vdc=dema nd; 
Vd=Vdc/200 ; 
while (ADBSY==l) _ nop_ () ; 
temp=ADDAT; 
temp&=O x 03FF ; 
temp=temp-AD_ offset(4) ; 
Va=temp; 
IIVa=(Va *7+temp)/8 ; 
ADCON=5 ; 
ADST=l ; 
II Q axis current control 
e r r o r = i ~ d e m a n d - I q ; ;
d e m a n d = ( l o n g ) V q c + ( l O * e r r o r ) - ( 9 * o l l _ i ~ e r r o r r ; ;
o l ~ i ~ e r r o r = e r r o o ; ;
if (demand>5000) demand=5000 ; 
if (demand<-5000) demand=-5000 ; 
Vqc=demand ; 
Vq=Vqc/200; 
1/ slip calculation: 
f s t e p = s p e e d + « i ~ d e m a n d * 8 ) / i i _ d e m a n d d ; ;
1/ Vector Compensation 
d e m a n d ~ « l o n g ) i i _ d e m a n d * ( l o n g ) f s t e p ) / 9 8 8 ; ;
temp=demand; 
/1 Field weakening 
V q ~ V q + t e m m ; ; II Approximation to V/f 
while ( A D B S Y ~ = l ) ) _ nop_ (); 
t e m p ~ A D D A A ; ;
temp&=O x 03FF ; 
temp=temp-AD_ offset[5 ) ; 
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Vb=temp; 
IIVb=(Vb*7+temp) 18 ; 
Ilif (fstep>l OOO) fstep=lOOO ; 
Il if (fstep <-l OOO ) fstep=-lOOO ; 
temp=(Vd*Vd)+(Vq*Vq) ; 
if ( t e mp==O ) 
{ 
the t a= O; 
amplitude=O; 
e lse 
if (temp<1 28 ) 
( 
amplitude=sqrt _ array[temp*4) ; 
temp=(lOOOO/amplitude) *8 ; 
amplitude=amplitude/8 ; 
else 
amplitude=s qrt_ array[temp/16) ; 
temp=lOOOO/ampli t ude ; 
if (Vd>=O) alph a=Vd; 
else alpha=-Vd; 
if (Vq>=O ) beta=Vq; 
else beta=-Vq; 
if (alpha<=beta) theta=20*(arccos_ array[(alpha*temp)/32) ; 
else theta=20*(2S0-arccos_ array [ (beta*temp)/32) ; 
if (Vd>=O) 
( 
if (Vq<O) theta=-theta ; 
else 
if (Vq>=O) theta=lOOOO-theta ; 
else theta =-lOOOO+theta ; 
II I cos (phi) calculation 
if (amplitude! =0) Icos phi= «long)Vd"Id+ (long) Vq*Iq) l arnplitude; 
else Icosphi=O; 
temp=Icosphi ; 
i cp= (icp*7+temp ) 18 ; 
II Neutral Point Control 
i f ( s p e e ~ l o o p = = O ) )
( 
Verror=Vb-(Va-parameter[4) ; 
d e m a n n = o f f f e t + + l o n n ) S O O O * V e r r o r - ( l o n g ) 4 S 0 0 * o l ~ V e r r o o ; ;
if (Icosphi<O) 
ltemp=-Icosphi* lOOO ; 
else 
lte mp=Ico sphi *l OOO ; 
i f (d e mand> lte mp ) demand=ltemp ; 
if (d e mand< - lte mp ) demand=-lte mp ; 
offset=demand ; 
old_ Verror=Verro r ; 
if (icp<S && icp>-S) 
delta=O ; 
else 
delta=offset/«long)icp*4) ; 
Verror=old_ Ve rror ; 
II Rotate Ve c to r for next cycle due to frequency 
P W M - a n g l e = P W W ~ a n n l e + + s t e e ; ;
if (PWM-angle>=20000) PWM-angle=PWM-ang le-2 0000 ; 
if (PWM-ang le<O ) PWM-ang l e=PWM-angle+20000 ; 
II Add phase angle d u e to vector componants 
vector_ e=PWM-angle+theta ; 
if (vector_ e>=20000) vector_ e=vector_ e-20000 ; 
if (vector_ e<O) vector_ e=vector_ e+20000; 
phase _ angle [OJ=vector_ e ; 
phase_ angle [lJ=vector_ e-6666; 
if (phase_ angle[lJ<O) phase _ angle [ 1) =phase_ angle [1) +20000 ; 
phase_ angle [2] =vector_ e-13333 ; 
if (phase_ angle[2 J <0) phase_ angle (2) =pha se_ angle (2) +20000 ; 
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mod_ wave_ value[O)= (amplitude*int-modulation (phase_ angle [ O)/IO)/IO)+delta ; 
m o ~ w a v v _ v a l u e [ l ) = ( a m p l i t u d e * i n t - m o d u l a t i o n ( p h a s s _ a n g l e [ l j / l O ) / l O ) + d e l t t ; ;
m o ~ w a v v _ v a l u e [ 2 j = ( a m p l i t u d e * i n t - m o d u l a t i o n ( p h a s s _ a n g l e [ 2 j / l O ) / l O ) + d e l t t ; ;
II Clamping 
for (phase=O ; phase<3 ; phase++) 
if ( m o o _ _ a v v _ v a l u e [ p h a s e » P ~ F U L L _ P E R I O D ) )
m o ~ c l a m p e d [ p h a s e j = P W M - F U L L _ P E R I O O ; ;
else if (mod_ wave_ value[phase) <-PWM_ FULL_ PERIOD) m o ~ c l a m p e d [ p h a s e j = =
P ~ F U L L _ P E R I O O ; ;
else m o ~ c l a m p e d [ p h a s e j = m o ~ w a v v _ v a l u e [ p h a s e e ; ;
m o ~ d i f f [ p h a s e ) = m o ~ w a v v _ v a l u e [ p h a s e ) - m o o _ c l a m p e d [ p h a s e e ; ;
mod_ wave_ value[O)=mod_ clamped[0)-(mod_ diff[lj+mod_diff[2) ) ; 
m o ~ w a v v _ v a l u e [ 1 ] = m o o _ c l a m p e d [ l ) - ( m o ~ d i f f [ 0 ] + m o ~ d i f f [ 2 2 ; ;
m o ~ w a v v _ v a l u e [ 2 j = m o o _ c l a m p e d [ 2 j - ( m o o _ d i f f [ O ) + m o o _ d i f f [ 1 1 ) ; ;
II PWM 
for (phase=O ; phase<3; phase++) 
{ 
II Separate into carriers 
if (mod_ wave_ value[phase] >=PWM-HALF-YERIOD) 
( 
new_ carrier [phase]=O; 
t i m e s [ O ] = ( m o ~ w a v v _ v a l u e [ p h a s e j - P W M ~ F - Y E R I O D ) ; ;
times [l]=PWM-HALF-YERIOD ; 
times [2]=PWM-HALF-YERIOD; 
times [3]=PWM-HALF_ PERIOD; 
else if (mod_ wave_value [phase] >=0) 
new_ carrier[phasej=l; 
times[OJ=O ; 
times[lJ=mod_ wave_ value[phase] ; 
t i m e s [ 2 ] = P ~ H A L F - Y E R I O D ; ;
t i m e s [ 3 ] = P W M - P ~ ~ _ P E R I O D ; ;
else i f ( m o ~ w a v v _ v a l u e [ p h a s e ] > = - P W M - H A L L _ P E R I O D ) )
new_ carrier [phase] =2; 
times[O]=O ; 
time s [l]=O ; 
t i m e s [ 2 ) = ( m o o w a v v _ v a l u e [ p h a s e ] + P W M - H A L L _ P E R I O D D ; ;
time s [3]=PWM-HALF-YERIOD ; 
else 
new_ carrier [phase) =3 ; 
times[O]=O ; 
times[l]=O ; 
times[2]=0 ; 
times[3J=(mod_ wave_ value[phase]+PWM-FULL_ PERIOD) ; 
Ilselect rising or falling edge with optimisation for level transition 
if (new_ carrier[phasej<carrier[phasej) rise_ fall [phasej=l ; 
else if (new_ carrier[phase]>carrier[phasej) rise_ fall[phasej=O ; 
else if (level[phasej==carrier[phase]) rise_ fall[phase]=O; 
else rise_ fall[phasej=l ; 
if (rise_ fall [phase]==O) 
{ 
II Falling Edge Condition 
new_ level [phase] =0 ; 
for (i=O ; i<4 ; i++) 
{ 
1* 
*1 
Step through the carriers , starting at the top and working down . 
if(times[ij<=MIN_ HALF_ TlME) If Minimum Pulse Condition 
( 
if(level[phase]==i) 
{ 
1* 
*1 
Switching level is high for this carrier, Allows a falling 
edge to occur as normal , so load timer for edge at minimum 
value , and set new level as the next one down. 
PWM-times[phase] [i]=PWM-LIMIT_ L; 
new_ level [phase]=i+l ; 
else if(level[phase]>i) 
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Switching level is either at bottom of carrier due to pulse 
dropping , or is lower , and this is a perminant off state. 
Either case , no pulse required, and level can be set to 
the next one down. 
PWM-times[phase) [ i ) ~ ~ ; ;
n e e _ l e v e l [ p h a s e ) ~ i + + ; ;
else 
( 
1* 
*1 
Switching level is above this carrier . This must be a multi-
level step. Set the width accordingly , and increment level 
to the next one down. 
PWM-times[phase) [ i ) ~ P ~ I M r r _ L + ( i - l e v e l [ p h a s e ) * M r r _ H A L L _ T I M E ; ;
n e e _ l e v e l [ p h a s e ) ~ i + + ; ;
else i f ( t i m e s [ i » ~ M A X ~ ~ _ T I M E ) ) II Ma x imum pulse condition 
i f ( l e v e l [ p h a s e ) ~ ~ i ) )
{ 
1* 
*1 
Switching level is just above carrier , maintain this (drop 
falling edge) , and leave level . 
PWM-times[phase) [ i ) ~ ~ ; ;
n e e _ l e v e l [ p h a s e ) ~ ~ ; ;
else 
1* 
*1 
else 
( 
If level above carrier, this must be turned on 
PWM-times[phase) [ i ) ~ ~ ; ;
II Normal pulse condition 
i f ( l e v e l [ p h a s e ) ~ = i ) )
[ 
to 
°1 
Switching level is just above carrier , complete falling edge 
as standard. 
PWM-times[phase) [i)=PWM-FALLING_ OFFSET+times[i) ; 
new_ level[phase)=i+l ; 
else 
{ 
1* 
*1 
else 
This must be the end of a multi-level step, so check against 
new minimum width (including multi-step). Otherwise as 
normal . 
t e m p = M I I _ H A L L _ T I M E + ( i - l e v e l [ p h a s e e O M I N ~ ~ _ T I M M ; ;
if (times [i) <temp) PWM-times[phase) [ i ) ~ P W W - f A L L I N N _ O F F S E T + t e m m ; ;
else PWM-times[phase) [ i l = P ~ A L L I N N _ O F F S E T + t i i e e [ i i ; ;
new_ level [pha se ) =i+l ; 
II RISING EDGE CONDITION 
n e e _ l e v e l [ p h a s e ) ~ ~ ; ;
f o r ( i ~ ~ ; ; i>-l ; i--) 
( 
1* 
*1 
Step through the carriers starting at the bottom and working up 
i f ( t i m e s [ i ) < ~ M I I _ H A L L _ T I M E ) ) II Minimum pulse condition 
( 
i f ( l e v e l [ p h a s e l ~ = ( i + l » »
( 
1* 
*1 
level is just below carrier , so maintain below . 
PWM-times[phase) [i)=l ; 
n e e _ l e v e l [ p h a s e ) ~ i + + ; ;
else 
1* 
level must be below carrier range , so just keep off 
*1 
PWM-times[phase) [i)=l ; 
else if (times [i) >=MAX_ HALF_ TIME) II Maximum pulse condition 
if(level[phase)==i) 
( 
1* 
Already high, so just maintain 
°1 
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P ~ t i m e s [ p h a s e ] ] [i]=l ; 
new_ level[phase]=i ; 
else if(level[phase]>i) 
{ 
1* 
* 1 
level below carrier , so s witch allowing for multi-level step 
P ~ t i m e s [ p h a s e ] ] [ i ] = P P ~ L I M I I _ L + ( l e v e l [ p h a s e e - i ) * * I I _ H A L L _ T I M M ; ;
new_ level [phase]=i ; 
else 
1* 
*1 
else 
Level above carrier , so ignore 
PW/oLtimes[phase] [i]=l ; 
new_ level [phase]=i ; 
temp=MAX_ HALF_ TIME-(level[phase]-i)*MIN_HALF_ TIME ; 
if (t imes [i] >temp) P ~ t i m e s [ p h a s e ] ] [ i ] = P ~ R I S I N N _ O F F S E T - t e m m ; ;
else PW"Ltimes[phase1 [i]=PW/oLRIS ING_ OFFSET-times [i] ; 
new_ level [phase1=i ; 
carrier[phase]=new_ carrier[phase] ; 
level[phase]=new_ level[phase] ; 
II Data capture 
if (capture_ count<500) 
{ 
if(capture-psriod>=parameter[O]) 
{ 
data_ array [01 [capture_ count]=Id; 
data_ array[l] [capture_ count]=Iq; 
data_ array[21 [capture_ count1=Verror; 
data_ array [31 [capture_ count]=icp; 
d a t ~ a r r a y [ 4 ] ] [capture_ count]=speed; 
capture_ count++ ; 
capture-period=O; 
else 
capture_ period++ i 
TIMING=O ; 
void main (void) 
{ 
char input ; 
float frequency ; 
float ramp_ rate ; 
float vfpercent ; 
float tempf ; 
bit PW"Lactive ; 
char status ; 
int data_ counter; 
int channel_ valid[5] ; 
int i ; 
int param; 
data_ counter=500 ; 
IEN=l; 
SYNCH=l ; 
DP2=Ox4000 ; 
set_ comms () ; 
frequency=O ; 
PWM_ active=O ; 
status= ' U'; 
do 
{ 
input=_ getkey() ; 
MAIN PROGRAM FUNCTION 
II The demand frequency 
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switch (input ) 
case (O x OI) : 
putchar(status) ; 
break ; 
case ( Ox02) : 
1* RETURN MODE *1 
1* SET FREQUENCY DEMAND *1 
scanf( " %E", &freque ncy ); 
fdemand=frequency*IO ; 
capture-p€riod=O ; 
capture_ count=O ; 
break ; 
case (Ox 03 ): 1* RETURN FREQUENCY D L ~ D D *1 
printf( " 'f ", ( float)fdemand/IO . O); 
putchar ( ' \0 ' ) ; 
break ; 
case (Ox 04 ): 
printf ("'E ", (float) 
putchar( ' \O ' ) ; 
break ; 
case (Ox OS) : 
1* RETURN ACTUAL FREQUENCY 
fstepllO . O} ; 
1* SET RAMP RATE *1 
scanf (" 'f ", &ramp_ rate) ; 
*1 
ramp_ u=«float) 20 0 . 0/ramp_ rate) ; 
if(ramp_ rate>(float}parameter [S] )ramp_rate=(Eloat}parameterrS] ; 
ramp_ d=«Eloat) 200 . 0/ramp_ rate) ; 
break ; 
case (Ox06): 
if (PWM-act ive!=l) 
( 
) 
PWM-act i ve= I ; 
star t _ pWM () ; 
break ; 
case (Ox O?): 
if (PWM-active ! =O) 
( 
) 
PWM-active=O ; 
stopJ'WM (); 
break ; 
1* START MODUALTION *1 
1* STOP MODULATION *1 
case (OxOS) : 1* RETURN MODULATION STATE *1 
if (PWM-active) putchar( 'Y' } ; 
else putchar( ' N' } ; 
break ; 
case (Ox09): 1* ADJUST V/F RATIO *1 
scanE( " %E ",&vfpercent }; 
v_ over_f=vEpercent/lO ; 
break ; 
case (OxIO): 1* STEP F INCREASE *1 
Edemand++ ; 
break; 
case (Oxll) : 
fdemand-- ; 
break ; 
1* STEP F DECREAS E *1 
case (Ox20): 1* Neutral Point Error *1 
printE ("'E ", (float) Va-Vb) ; 
putchar( ' \O '}; 
break ; 
II AD CONVERTER SET UP ---- - OFFSETS AND CALIBRATION 
case (Ox30) : 
case (Ox31) : 
case (Ox32) : 
case (O x 33 ) : 
case (O x 34) : 
case (Ox35) : 
case (O x 36) : 
case (Ox3?) : 
case (O x3 S) : 
case (O x39) : 
1* OFFSET *1 
if (status== ' U') 
{ 
int temp, channel , count ; 
long sum; 
sum=O ; 
for(count=O ; count<IOOO ; count++} 
( 
SYNCH=O ; 
channel = input-Ox30 ; 
_ nop_ () ; 
_ nop_ () ; 
_ nop_ () ; 
-ll0p_ (} ; 
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SYNCH=l ; 
ADCON=O ; 
ADST=l ; 
_ nop_ O ; 
while (ADBSY==l) ~ o o _ ( ( ; ;
ADCON=channel ; 
ADST=l ; 
_ nop_ O ; 
while (ADBSY==l) ~ o o _ ( ( ; ;
temp=ADDAT ; 
temp&=Gx 03FF ; 
sum=sum+temp; 
temp=sum/1000 ; 
if{{sum%lOOO»=500 ) temp=temp+l ; 
printf {" \f", (float) temp) ; 
putchar{ ' \O ' ); 
AD_ offset [channel l =temp; 
break ; 
else 
case 
case 
case 
case 
case 
case 
case 
case 
case 
case 
p r intf{ " O. OO " ) ; 
break ; 
(O x 40) : 
(O x 41) : 
(O x 42) : 
(O x 43) : 
(O x 44) : 
(O x 45) : 
(Ox 46) : 
(O x 47) : 
(Ox 4B) : 
(O x 49) : 
if (status=='U ' ) 
{ 
int temp, channel , count ; 
/ * Calibration */ 
long s um; 
sum=O ; 
for (count =O; count<1000 ; count++) 
{ 
SYNCH=O ; 
channel = input-Ox 40 ; 
_ nop_O; 
_ nop_ O ; 
~ o o _ O O ; 
_ nop_( ) ; 
SYNCH=l ; 
ADCON=O ; 
ADST=l ; 
_ nop_O; 
while (ADBSY==l) _ nap_ I ); 
ADCON=channel ; 
ADST=l ; 
~ o o _ O O ; 
while (ADBSY==l ) ~ o o _ ( ( ; ; ;
temp=ADDAT; 
temp&=O x 03FF ; 
sum=sum+temp; 
temp=sum/lOOO ; 
if«sum%lOOO»=500) temp=temp+l ; 
temp=temp-AD_ offset[channel] ; 
printf ( "%f ", (float) temp) ; 
putchar( ' \O ' ) ; 
break ; 
else 
printf( " O. OO " ) ; 
putchar( ' \O ' ) ; 
break ; 
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case (OxAO): 
data_counter =0 ; 
I - INITIATE DATA TRANSFER -I 
for ( i=O ; i<5 ; i++) 
( 
printf( " 's ", channel_ name[i]) ; 
putchar( ' \O ' ) ; 
channel_ valid[i]=strcmp(channel_ name[i] ," NULL" ); 
break ; 
case (OxAl): I - TRANSMIT DATA BYTE -I 
if (data_ coun ter<500) 
{ 
for (i=O ; i<5 ; i++) 
( 
if (channel_ valid[i ] ! =O) 
{ 
printf( " %d ", data_ array [i] (data_ counter]) ; 
putchar ( ' \0 ' ); 
data_ counter++ ; 
else 
putchar ( ' \0 ' ) ; 
break ; 
case (OxA2) : 
capture-period=O ; 
capture_ count=O ; 
break ; 
case (OxA3): 
if (capture_ count<500 ) 
else putchar( ' N'); 
break ; 
case (O xBO) : 
scanf( " %f", &tempf) ; 
param=(int)tempf; 
if (param>49) param=49 ; 
if (param<O) param=O ; 
break; 
1* CAPTURE DATA *1 
II Capture in progress ? 
putchar( ' Y') ; 
1* Set parameter number *1 
case (O xBl) : I - Read parameter Value *1 
printf (" 'f", ( float) parameter [param]) ; 
putchar( ' \O ' ); 
break ; 
case ( OxB2 ) : 1* Write Parameter Value *1 
scanf( " %f ",&tempf ) ; 
parameter[param]=(int)tempf; 
capture-period-O ; 
capture_ count=O ; 
break ; 
case (OxFF): I - INITIALISE *1 
status= ' B 'i 
configure_ PWM() ; 
c o n f i g u r r _ s p e e ~ t i m e r ( ( ; ;
initialise-parameters() ; 
putchar( ' I ' ) ; 1* SEND INITIALISATION COMPLETE *1 
break ; 
] while (1) ; 
return ; 
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AI.7 Ancillary Components 
A1.7.1 Dynamic Braking Unit 
In order for rapid deceleration of the motor to occur some form of energy sink is required on 
the DC link to absorb the stored energy from the mechanical system. The AC supply used 
throughout the project was the standard 415V three phase mains. This allowed a standard 
commercial dynamic braking chopper to be utilised. 
A1.7.2 DC link Precharge 
The precharge arrangement for the DC link varied with different inverter types and 
conditions. For the three level inverter the supply was connected via a variac. This allowed 
the supply to be charged to any desired level at the users control. 
For the five level inverter with an input transformer a variac was used on the primary 
connection to again regulate the voltage as desired. Once the balancers had been added, and 
full power operation was required a more conventional precharge circuit was installed. The 
basic arrangement is shown in figure A 1.21. 
>. 
0.. 
0.. 
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o 
« 
- - r - - ~ ~c:: 
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_""_0 Cl 
Figure Al.21 : Precharge Circuit 
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A2.1 Introduction 
Some of the work described in the main chapters of this thesis has been backed up by 
simulations and numerical analysis. Whilst the main chapters concentrate on the results of any 
analysis work, this appendix has been included to provide a description of the analytical 
techniques used. 
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A2.2 Generation of Surface Plots 
The various surface plots presented in chapters three and five were produced using MATLAB 
[1]. For the basic three level inverter the algebraic equation is used to calculate the points on 
the surface. For those surfaces that do not have simple algebraic solutions, a discrete step 
analysis is used. 
A2.2.1 Script for plotting 3D surface 
An example script for the plotting the 3D surface for the neutral point control is given below. 
This is the script for the five level inverter. 
for x=1 :41 
for y =1:21 
K (x , y) =real (Kn5 (( y-l) / 2 0, (x-21 ) /20)); 
e nd 
end 
for x=1 :41 
X (x ) = (x-2 1)/2 0; 
end 
for y =1:21 
Y (y) = (y- l)/20; 
e nd 
mesh(X,Y,K '); 
view(45 , 4 0); 
grid; 
xlabel ('Offset d'); 
ylabel('Modulation Amplitude A') ; 
z label ( ' K (A, d) , ) ; 
c olormap (gray ); 
The surface consists of 41 by 21 points calculated from an external function. In this case Kn5 
is used, which derives the current for the five level inverter. Different surfaces are plotted by 
calling the appropriate function to calculate the points. 
A2.2.2 Functions for calculation of points on the surface 
The three level inverter produced a algebraic solution when sinusoidal modulation was used. 
The MATLAB script for this is relatively simple and is given below. The numerical solution 
does have a discontinuity at zero modulation amplitude which could generate a divide by zero 
error. This is prevented by a simple check before each calculation. 
f unction [ result ) =Kn (A,d) 
if A== O 
A= O.OOOOl; 
end 
result= (- l/(A*pi))*((A*A*asin(d/A))+(d*sqrt(A*A- d*d))); 
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Once third harmonic injection is included it becomes simpler to use a step average to find the 
mean current rather than algebraic integration. The script for this situation is given below. 
function [result]=Kn3(A,d) 
for t =1:1000 
m=A*sin(t*pi/SOO)+(1/9)*A*s in (t*3*pi/SOO)+di 
if (m>= O) 
m2 = (1 - m)i 
else 
m2 = (Hm) i 
end 
in(t) =m2 *sin(t*pi/SOO)i 
end 
result=mean(in)i 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - ~ ~
The solution at the particular point (amplitude A, offset d) is generated by calculating the 
instantaneous product of the modulation function and a sinusoidal load current. One thousand 
points are calculated over a modulation cycle from which the mean value is obtained. Not that 
the use of a sinusoidal current of unit amplitude equates to the following equation. 
j cos(l/J) = 1 [A2.1] 
A slightly more complicated function is required when clamping is employed. Modulation 
functions for all three phases must be generated, and clamping applied to each in order to 
generate the correct compensation components. Once this is done the calculation proceeds as 
before. 
Appendix 2: Simulations and Numerical Analysis 
function [result] =Kn3(A,d) 
for p=1:3 
for i=l :lOOO 
m (p , i ) =A*sin (( i*pi/500 ) + (2*p*pi/3»+d; 
if m(p,i»l 
mc(p,i) = l; 
elseif m(p,i) <- l 
mc(p,i) =- l; 
else 
mc (p, i ) =m (p, i ) ; 
end 
md(p,i) =mc(p,i) - m(p,i); 
end 
end 
mclamp(1:lOOO) =mc(3, :) +md (2 , :) +md (l,:); 
for t = l:lOOO 
if (mclamp (t » = O) 
m2= (1 - mclamp(t»); 
else 
m2 = (1 +mclamp (t»; 
end 
in (t ) =m2*sin(t*pi/500); 
end 
result=mean(in); 
254 
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Similar functions are used to generate the points for the five level inverter. The following 
listing gives the script for the five level case with range extension via the clamping technique. 
It is assumed that the balancers are operating with the predicted effect on the neutral point (as 
defined by equation 5.26). 
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function [result) =Kn5(A,d) 
for t = l:lOOO 
m=A*sin(t*pi/500)+d; 
cl=A*sin (( 2*pi / 3 ) + (t*pi/ 50 0)) +d ; 
c2=A*sin((4*pi/3)+(t*pi/500))+d; 
if (cl>l.O) 
cl=c l-l.O; 
elseif (cl <-l .O) 
cl=cl+1. 0; 
else 
cl=O; 
end ; 
if (c 2>1 .O) 
c2=c2-1.0; 
elseif (c2<-1 .O) 
c2=c2+1.0; 
else 
c2=O ; 
end; 
m=m- (cl+c2 ); 
if (m>1. 0) 
m=l .O; 
elseif (m<-l .O) 
m=- l.O; 
end; 
if (m>= O. 5 ) 
m3=O.5*(2 - 2*m) ; 
elseif (m>= O) 
m3= (1 - 2*m ) +0.5* (2*m); 
elseif (m>=- O. 5 ) 
m3= (1 +2*m ) - 0.5*(2*m); 
else 
m3=0.5*( 2+2*m); 
end 
in (t)=m3*sin (t*pi/500); 
end 
result=mean(in); 
255 
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A2.3 Balancer Simulations 
The balancer circuit developed for the project required simulation to COn:flCIIl the operation, 
and allow the control strategy to be developed. Since the controller was to be built in 
hardware, the control had to be fully checked before building commenced. SIMULINK [2] 
was chosen since this allowed the various parts of the circuit to be modelled. 
A2.3.1 S-plane simulation 
Most of the control development was completed via a simple block diagram structure. The 
switching was assumed to be ideal except for the dependence on the capacitor voltages. 
Figure A2.1 shows the top level block diagram for the simulation. 
Feed forward 
CS) ~ I I time 
Clock To Workspace2 
Figure A2.1 : Balancer control model 
The figure shows the complete control arrangement, including feed-forward of the current 
drawn by the inverter, which is shown as a disturbance. 
The inductor is modelled as a s plane RL block. This sets the initial condition for the current 
to zero. The capacitors are modelled in the sub-block shown in figure A2.2. 
Figure A2.2: Capacitor Model 
The capacitors are modelled as ideal integrators, with the capacitance set by gains on their 
respective currents. This has the advantage of allowing the initial conditions of the capacitors 
to be defined. 
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This control model was used to generate the simulated responses given in chapter 5 figures 
25,28 and 29. The model was modified for the particular conditions. 
A2.3.2 Simulation of switching within control model 
The predicted operation of the balancer was further confirmed by inclusion of the switching 
strategy into the simulation, along with a more detailed node current breakdown for the 
circuit. This model is shown in figure A2.3. 
Error 
Disturbance 
1 Feedforward 
Figure A2.3 : Model with switching included 
Inductor 
Current 
The inclusion of switching into the model provides some additional information on the 
behaviour of the circuit, but provides little additional knowledge for the control design. Figure 
A2.4 shows the results for a similar current disturbance between the basic ideal simulation, 
and the simulation with switching included. It is clear that two simulations produce very 
similar results .. 
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Figure A2.4 : Simulation of current response with and without switching 
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The sub-block for the switching is shown in figure A2.S. This block takes the PWM pattern 
generated from a function block and produces the actual voltage waveform for the inductor. 
The inductor is modelled as an s-plane RL as with the earlier simple model. The PWM pattern 
also allows the various node currents to be derived. 
Reference 
PWM 
Generator 
0.010s+0.1 
Balancer 
Inductor 
Sum1 
" " ' + ' I - - - - - - i ~ ~ 3 
1--__ .... _ node 3 
Lower curren1 
Curren1 
Inductor Current 
Figure A2.S : Switching sub-block model 
The PWM is generated by the sub-block shown in figure A2.6. This block constructs the 
switching pattern, including the commutation state as described in chapter 5. 
Modulation 
Reference 
Repeating 
Sequence 
Upper Reference 
Lower Reference 
High 
Figure A2.6 : Balancer PWM sub-block model 
Appendix 2 : Simulations and Numerical Analysis 259 
Once the node currents are derived the circuit model for the capacitors can be used to obtain 
the voltages. The sub-block model for this is shown in figure A2.xx. The supply for the two 
capacitors is also included into the model. 
I disturbance Node 2 
..----12 
Supply 
Figure A2.7: Circuit modelfor capacitors 
Appendix 2: Simulations and Numerical Analysis 260 
A2.4 References 
[1] "Matlab Reference Guide", The Math Works Inc., 1992. 
[2] "Simulink User's Guide", The Math Works Inc., 1992. 
Appendix 3 
Additional Information 
Appendix Contents 
A3.1 Introduction ................................................................................................................... 262 
A3.2 Motor InforrnatioD ......................................................................................................... 263 
261 
Appendix 3 : Additional Information 262 
A3.1 Introduction 
This appendix provides reference infonnation not available in documented fonn. 
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A3.2 Motor Information 
Three motors were used on the prototype inverters during the project. The nameplate details 
of these are given below. 
A3.2.1 Machine 1: BBC Brown Boveri 4kW Induction Motor 
The second motor was used for development testing on both the three level and five level 
prototypes. The motor was used extensively during vector control development. 
Parameter Value Units 
Power 4 kW 
Voltage 415 V 
Current 8.42 A 
pJ. -
Poles 4 
Speed 1420 rpm 
Table A3-1 : Parametersfor machine 1 
Tllis machine was used for the early vector control work, since it has been used previously in 
high performance control development, and the electrical parameters are accurately known. 
These are given in the following table. 
Parameter Value Units 
R 2.0 Q 
s 
Rr 1.66 Q 
fm 3.387 A 
Ls 244 mH 
aLs 21 mH 
"er 0.l35 
Table A3-2 : Vector control parameters for machine 1 
A3.2.2 Machine 2: Mitsubishi llkW Induction Motor 
The third motor was used for full current testing of both the three and five level inverters. 
Parameter Value Units 
Power 11 kW 
Voltage 400 V 
Current, 21.5 A 
pJ. -
Poles 4 
Speed 1430 rpm 
Table A3-3 : Parameters for machine 2 
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